{"id":"https://openalex.org/W1485241861","doi":"https://doi.org/10.1109/socc.2004.1362421","title":"A leakage-tolerant low-leakage register file with conditional sleep transistor","display_name":"A leakage-tolerant low-leakage register file with conditional sleep transistor","publication_year":2004,"publication_date":"2004-12-23","ids":{"openalex":"https://openalex.org/W1485241861","doi":"https://doi.org/10.1109/socc.2004.1362421","mag":"1485241861"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2004.1362421","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2004.1362421","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International SOC Conference, 2004. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006348328","display_name":"Amit Agarwal","orcid":"https://orcid.org/0000-0002-4220-3346"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"A. Agarwal","raw_affiliation_strings":["Dept. of ECE, Purdue University, West Lafayette, USA","Purdue University System, West Lafayette, IN, US"],"affiliations":[{"raw_affiliation_string":"Dept. of ECE, Purdue University, West Lafayette, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"Purdue University System, West Lafayette, IN, US","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031161187","display_name":"Kaushik Roy","orcid":"https://orcid.org/0009-0002-3375-2877"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Roy","raw_affiliation_strings":["Dept. of Electr. & Comput. Eng., Purdue Univ., West Lafayette, IN, USA"],"affiliations":[{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Purdue Univ., West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074107306","display_name":"Ram Krishnamurthy","orcid":"https://orcid.org/0000-0002-2428-7099"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R.K. Krishnamurthy","raw_affiliation_strings":["Circuits Research Labs, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Circuits Research Labs, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5006348328"],"corresponding_institution_ids":["https://openalex.org/I219193219"],"apc_list":null,"apc_paid":null,"fwci":0.2633,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.5256427,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"241","last_page":"244"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.858235239982605},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.7177744507789612},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.686672568321228},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5898849964141846},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.4292973577976227},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3534853160381317},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3427322208881378},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32666969299316406},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3121989965438843},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.18439388275146484},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17252296209335327},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.1076800525188446}],"concepts":[{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.858235239982605},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.7177744507789612},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.686672568321228},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5898849964141846},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.4292973577976227},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3534853160381317},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3427322208881378},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32666969299316406},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3121989965438843},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.18439388275146484},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17252296209335327},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.1076800525188446},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2004.1362421","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2004.1362421","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International SOC Conference, 2004. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6700000166893005,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1498071943","https://openalex.org/W1559687563","https://openalex.org/W1825058727","https://openalex.org/W2083124406","https://openalex.org/W2094662129","https://openalex.org/W2125263803"],"related_works":["https://openalex.org/W2042399072","https://openalex.org/W3144620029","https://openalex.org/W2356166161","https://openalex.org/W2155131180","https://openalex.org/W2139082473","https://openalex.org/W1859275911","https://openalex.org/W2130533867","https://openalex.org/W2045163867","https://openalex.org/W2059502833","https://openalex.org/W2291896826"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3,19],"256/spl":[4],"times/64b":[5],"3-read,":[6],"3-write":[7],"ported":[8],"leakage":[9,12,25,78,91],"tolerant":[10,92],"low":[11,34,88],"register":[13,93],"file.":[14],"The":[15,38],"local":[16,47,76],"bitline":[17,24,48,77],"shares":[18],"sleep":[20,39],"transistor":[21,40],"for":[22],"aggressive":[23],"reduction/tolerance":[26],"to":[27,84],"enable":[28],"high":[29,109,112],"fanin":[30],"bitlines":[31],"and":[32,49],"uses":[33],"V/sub":[35,89,113],"th/":[36,114],"transistors.":[37],"is":[41],"turned":[42,51],"on":[43],"while":[44,101],"accessing":[45],"the":[46,54,103],"conditionally":[50],"off,":[52],"if":[53],"dynamic":[55],"node":[56],"should":[57],"remain":[58],"high.":[59],"Simulation":[60],"results":[61],"shows":[62],"that":[63],"proposed":[64,87],"technique":[65],"achieves":[66],"9%":[67],"improvement":[68],"in":[69,75,98],"performance":[70,110],"with":[71],"14/spl":[72],"times/":[73,80],"reduction":[74,81,97],"(97/spl":[79],"as":[82,107],"compared":[83],"any":[85],"previously":[86],"th/,":[90],"file)":[94],"enabling":[95],"70%":[96],"keeper":[99],"size,":[100],"keeping":[102],"same":[104],"noise":[105],"robustness":[106],"optimized":[108],"conventional":[111],"implementation.":[115]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}