{"id":"https://openalex.org/W1564158814","doi":"https://doi.org/10.1109/socc.2004.1362399","title":"Clock tree layout design for reduced delay uncertainty","display_name":"Clock tree layout design for reduced delay uncertainty","publication_year":2004,"publication_date":"2004-12-23","ids":{"openalex":"https://openalex.org/W1564158814","doi":"https://doi.org/10.1109/socc.2004.1362399","mag":"1564158814"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2004.1362399","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2004.1362399","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International SOC Conference, 2004. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050757937","display_name":"Dimitrios Velenis","orcid":"https://orcid.org/0000-0001-7947-8098"},"institutions":[{"id":"https://openalex.org/I180949307","display_name":"Illinois Institute of Technology","ror":"https://ror.org/037t3ry66","country_code":"US","type":"education","lineage":["https://openalex.org/I180949307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Velenis","raw_affiliation_strings":["ECE Department, Illinois Institute of Technology, Chicago, IL, USA","Dept. of ECe, Illinois Inst. of Technol., Chicago, IL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ECE Department, Illinois Institute of Technology, Chicago, IL, USA","institution_ids":["https://openalex.org/I180949307"]},{"raw_affiliation_string":"Dept. of ECe, Illinois Inst. of Technol., Chicago, IL, USA","institution_ids":["https://openalex.org/I180949307"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113772974","display_name":"Marios C. Papaefthymiou","orcid":null},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.C. Papaefthymiou","raw_affiliation_strings":["EECS Department, University of Michigan, Ann Arbor, MI, USA","Electrical Engineering and Computer Science - Computer Science and Engineering"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"EECS Department, University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"Electrical Engineering and Computer Science - Computer Science and Engineering","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053517349","display_name":"Eby G. Friedman","orcid":"https://orcid.org/0000-0002-5549-7160"},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"E.G. Friedman","raw_affiliation_strings":["ECE Department, University of Rochester, Rochester, NY, USA","University of Rochester"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ECE Department, University of Rochester, Rochester, NY, USA","institution_ids":["https://openalex.org/I5388228"]},{"raw_affiliation_string":"University of Rochester","institution_ids":["https://openalex.org/I5388228"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.0571907,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"179","last_page":"180"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.7824077010154724},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.7711238861083984},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7143256664276123},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.7111951112747192},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6485667824745178},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.6230859756469727},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.565079391002655},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.553475558757782},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.49522581696510315},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.4816371500492096},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.476217120885849},{"id":"https://openalex.org/keywords/clock-drift","display_name":"Clock drift","score":0.45004332065582275},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4389441907405853},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.4152098298072815},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.4140346646308899},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4111180305480957},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.4111173450946808},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20194754004478455},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13716480135917664},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.13318029046058655},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11890873312950134},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.09933093190193176}],"concepts":[{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.7824077010154724},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.7711238861083984},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7143256664276123},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.7111951112747192},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6485667824745178},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.6230859756469727},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.565079391002655},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.553475558757782},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.49522581696510315},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.4816371500492096},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.476217120885849},{"id":"https://openalex.org/C155837451","wikidata":"https://www.wikidata.org/wiki/Q1069144","display_name":"Clock drift","level":5,"score":0.45004332065582275},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4389441907405853},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.4152098298072815},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.4140346646308899},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4111180305480957},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.4111173450946808},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20194754004478455},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13716480135917664},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.13318029046058655},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11890873312950134},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.09933093190193176},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/socc.2004.1362399","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2004.1362399","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International SOC Conference, 2004. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.78.6802","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.78.6802","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.rochester.edu/users/friedman/papers/SoC_04_Clock_Tree.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/15","display_name":"Life in Land","score":0.6800000071525574}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2097884286","https://openalex.org/W2133224839","https://openalex.org/W2133295215","https://openalex.org/W2153903472","https://openalex.org/W4238068322"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2617666058","https://openalex.org/W3006003651","https://openalex.org/W4247089581","https://openalex.org/W4200015704","https://openalex.org/W2246178160","https://openalex.org/W2148462217","https://openalex.org/W60672686","https://openalex.org/W2520965597"],"abstract_inverted_index":{"The":[0,69],"design":[1,37],"of":[2,21,38,50,60,71,77,93],"clock":[3,15,52,62,86,95],"distribution":[4],"networks":[5],"in":[6,18,35,54,66],"synchronous":[7,41],"digital":[8],"systems":[9],"presents":[10],"enormous":[11],"challenges.":[12],"Controlling":[13],"the":[14,19,36,48,51,58,61,84,89,94,98],"signal":[16,63],"delay":[17],"presence":[20],"various":[22],"noise":[23],"sources,":[24],"process":[25],"parameter":[26],"variations,":[27],"and":[28,97],"environmental":[29],"effects":[30],"represents":[31],"a":[32,75],"fundamental":[33],"problem":[34],"high":[39],"speed":[40],"circuits.":[42],"Two":[43],"different":[44],"approaches":[45],"for":[46],"enhancing":[47],"layout":[49],"tree":[53],"order":[55],"to":[56],"reduce":[57],"uncertainty":[59],"are":[64],"presented":[65],"this":[67],"paper.":[68],"application":[70],"these":[72],"techniques":[73],"on":[74],"set":[76],"benchmark":[78],"circuits":[79],"demonstrates":[80],"interesting":[81],"tradeoffs":[82],"among":[83],"aggregate":[85],"buffer":[87],"size,":[88],"total":[90],"wire":[91],"length":[92],"tree,":[96],"power":[99],"dissipation.":[100]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}