{"id":"https://openalex.org/W1492210720","doi":"https://doi.org/10.1109/socc.2004.1362357","title":"Leakage aware SER reduction technique for UDSM logic circuits","display_name":"Leakage aware SER reduction technique for UDSM logic circuits","publication_year":2004,"publication_date":"2004-12-23","ids":{"openalex":"https://openalex.org/W1492210720","doi":"https://doi.org/10.1109/socc.2004.1362357","mag":"1492210720"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2004.1362357","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2004.1362357","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International SOC Conference, 2004. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006585147","display_name":"Praveen Elakkumanan","orcid":null},"institutions":[{"id":"https://openalex.org/I57206974","display_name":"New York University","ror":"https://ror.org/0190ak572","country_code":"US","type":"education","lineage":["https://openalex.org/I57206974"]},{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Elakkumanan","raw_affiliation_strings":["Department of Computer Science & Engineering, State University of New York, University at Buffalo, Buffalo, NY, USA","Dept. of Comput. Sci. & Eng., Buffalo Univ., NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Engineering, State University of New York, University at Buffalo, Buffalo, NY, USA","institution_ids":["https://openalex.org/I57206974","https://openalex.org/I63190737"]},{"raw_affiliation_string":"Dept. of Comput. Sci. & Eng., Buffalo Univ., NY, USA","institution_ids":["https://openalex.org/I63190737"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113623142","display_name":"V. Ananthakrishnan","orcid":null},"institutions":[{"id":"https://openalex.org/I57206974","display_name":"New York University","ror":"https://ror.org/0190ak572","country_code":"US","type":"education","lineage":["https://openalex.org/I57206974"]},{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V. Ananthakrishnan","raw_affiliation_strings":["Department of Computer Science & Engineering, State University of New York, University at Buffalo, Buffalo, NY, USA","Dept. of Comput. Sci. & Eng., Buffalo Univ., NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Engineering, State University of New York, University at Buffalo, Buffalo, NY, USA","institution_ids":["https://openalex.org/I57206974","https://openalex.org/I63190737"]},{"raw_affiliation_string":"Dept. of Comput. Sci. & Eng., Buffalo Univ., NY, USA","institution_ids":["https://openalex.org/I63190737"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039761391","display_name":"A. Narasimhan","orcid":"https://orcid.org/0000-0002-0265-2147"},"institutions":[{"id":"https://openalex.org/I57206974","display_name":"New York University","ror":"https://ror.org/0190ak572","country_code":"US","type":"education","lineage":["https://openalex.org/I57206974"]},{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Narasimhan","raw_affiliation_strings":["Department of Computer Science & Engineering, State University of New York, University at Buffalo, Buffalo, NY, USA","Dept. of Comput. Sci. & Eng., Buffalo Univ., NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Engineering, State University of New York, University at Buffalo, Buffalo, NY, USA","institution_ids":["https://openalex.org/I57206974","https://openalex.org/I63190737"]},{"raw_affiliation_string":"Dept. of Comput. Sci. & Eng., Buffalo Univ., NY, USA","institution_ids":["https://openalex.org/I63190737"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080965835","display_name":"R. Sridhar","orcid":"https://orcid.org/0009-0006-8070-5511"},"institutions":[{"id":"https://openalex.org/I57206974","display_name":"New York University","ror":"https://ror.org/0190ak572","country_code":"US","type":"education","lineage":["https://openalex.org/I57206974"]},{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Sridhar","raw_affiliation_strings":["Department of Computer Science & Engineering, State University of New York, University at Buffalo, Buffalo, NY, USA","Dept. of Comput. Sci. & Eng., Buffalo Univ., NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Engineering, State University of New York, University at Buffalo, Buffalo, NY, USA","institution_ids":["https://openalex.org/I57206974","https://openalex.org/I63190737"]},{"raw_affiliation_string":"Dept. of Comput. Sci. & Eng., Buffalo Univ., NY, USA","institution_ids":["https://openalex.org/I63190737"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0197921,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"82","last_page":"85"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.7475758194923401},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.6802425384521484},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6088035106658936},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.5981501340866089},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.556032121181488},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.5455483794212341},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5357963442802429},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5303609371185303},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5227673053741455},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5153981447219849},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.4530872106552124},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3343204855918884},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2530432343482971},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2393340766429901},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.11997151374816895},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.09177631139755249},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08480456471443176}],"concepts":[{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.7475758194923401},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.6802425384521484},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6088035106658936},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.5981501340866089},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.556032121181488},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.5455483794212341},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5357963442802429},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5303609371185303},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5227673053741455},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5153981447219849},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.4530872106552124},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3343204855918884},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2530432343482971},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2393340766429901},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.11997151374816895},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.09177631139755249},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08480456471443176},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2004.1362357","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2004.1362357","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International SOC Conference, 2004. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1489284774","https://openalex.org/W1519023522","https://openalex.org/W1935014183","https://openalex.org/W1979668030","https://openalex.org/W2069262460","https://openalex.org/W2104122494","https://openalex.org/W2113626924","https://openalex.org/W2113996606","https://openalex.org/W2121194013","https://openalex.org/W2122819799","https://openalex.org/W2125263803","https://openalex.org/W2131862714","https://openalex.org/W2153448314","https://openalex.org/W2160778748","https://openalex.org/W2169213530","https://openalex.org/W4248612738"],"related_works":["https://openalex.org/W2531550288","https://openalex.org/W2149041233","https://openalex.org/W2171347834","https://openalex.org/W2066042903","https://openalex.org/W3040935927","https://openalex.org/W1993206924","https://openalex.org/W2518564956","https://openalex.org/W2066664769","https://openalex.org/W2168546702","https://openalex.org/W2968511773"],"abstract_inverted_index":{"With":[0],"technology":[1],"scaling":[2],"aggressively":[3],"into":[4],"the":[5,30,66],"very":[6],"deep":[7],"submicron":[8],"era,":[9],"leakage":[10,44,48,67],"power":[11,68],"and":[12],"single":[13],"event":[14],"upsets":[15],"(SEUs)":[16],"pose":[17],"serious":[18],"challenges":[19],"to":[20,28,61],"circuit":[21],"designers.":[22],"Here,":[23],"we":[24],"present":[25],"a":[26],"technique":[27],"reduce":[29],"soft":[31],"error":[32],"rate":[33],"(SER)":[34],"in":[35,56],"combinational":[36],"circuits,":[37],"with":[38],"minimal":[39],"area":[40,57],"overhead":[41,58],"using":[42],"minimum":[43],"input":[45],"vector":[46],"(MLIV)":[47],"reduction":[49,55],"technique.":[50],"Simulation":[51],"results":[52],"show":[53],"significant":[54],"as":[59],"compared":[60],"existing":[62],"techniques,":[63],"while":[64],"reducing":[65],"by":[69],"nearly":[70],"40%.":[71]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}