{"id":"https://openalex.org/W1499606020","doi":"https://doi.org/10.1109/socc.2004.1362355","title":"POMR: a power-optimal maze routing methodology","display_name":"POMR: a power-optimal maze routing methodology","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W1499606020","doi":"https://doi.org/10.1109/socc.2004.1362355","mag":"1499606020"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2004.1362355","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2004.1362355","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International SOC Conference, 2004. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085619466","display_name":"Ahmed A. F. Youssef","orcid":"https://orcid.org/0000-0001-5612-9514"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"A. Youssef","raw_affiliation_strings":["VLSI Res. Group, Waterloo Univ., Ont., Canada","VLSI Research Group, University of Waterloo, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Res. Group, Waterloo Univ., Ont., Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"VLSI Research Group, University of Waterloo, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112829693","display_name":"Mohab Anis","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"M. Anis","raw_affiliation_strings":["VLSI Res. Group, Waterloo Univ., Ont., Canada","VLSI Research Group, University of Waterloo, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Res. Group, Waterloo Univ., Ont., Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"VLSI Research Group, University of Waterloo, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111957282","display_name":"M. Elmasry","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"M. Elmasry","raw_affiliation_strings":["VLSI Res. Group, Waterloo Univ., Ont., Canada","VLSI Research Group, University of Waterloo"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Res. Group, Waterloo Univ., Ont., Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"VLSI Research Group, University of Waterloo","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0408624,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"73","last_page":"77"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.690043032169342},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.6417140364646912},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6363581418991089},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5180123448371887},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.49291300773620605},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.4668130874633789},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.450175017118454},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4426673352718353},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4425332248210907},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4146851897239685},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4011472463607788},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.290305495262146},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2110704481601715},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1795465648174286},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13565099239349365}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.690043032169342},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.6417140364646912},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6363581418991089},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5180123448371887},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.49291300773620605},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.4668130874633789},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.450175017118454},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4426673352718353},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4425332248210907},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4146851897239685},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4011472463607788},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.290305495262146},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2110704481601715},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1795465648174286},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13565099239349365},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2004.1362355","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2004.1362355","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International SOC Conference, 2004. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8799999952316284,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1525409241","https://openalex.org/W1927590974","https://openalex.org/W1989674038","https://openalex.org/W2083083186","https://openalex.org/W2090694109","https://openalex.org/W2104726505","https://openalex.org/W2110811521","https://openalex.org/W2119081900","https://openalex.org/W2122842492","https://openalex.org/W2123692429","https://openalex.org/W2125788370","https://openalex.org/W2133276614","https://openalex.org/W2137685504","https://openalex.org/W2139618414","https://openalex.org/W2160010046","https://openalex.org/W2160252016","https://openalex.org/W2160653894","https://openalex.org/W2162211138","https://openalex.org/W2165621037","https://openalex.org/W2169528473","https://openalex.org/W4232521472","https://openalex.org/W4232787574","https://openalex.org/W4233420466","https://openalex.org/W4245501382","https://openalex.org/W4255738297","https://openalex.org/W4255897811","https://openalex.org/W6631407737","https://openalex.org/W6684080752"],"related_works":["https://openalex.org/W2014709025","https://openalex.org/W2155019192","https://openalex.org/W3125341812","https://openalex.org/W2018755015","https://openalex.org/W2054411746","https://openalex.org/W2063242678","https://openalex.org/W2035744377","https://openalex.org/W2186889979","https://openalex.org/W2026268493","https://openalex.org/W2104974024"],"abstract_inverted_index":{"As":[0],"the":[1,13,21,33,63,66,83,93,98,101,136,142],"number":[2,68],"of":[3,65,69,100,103,109],"global":[4],"interconnect":[5],"buffers":[6],"is":[7,89,126,131],"expected":[8],"to":[9,74],"reach":[10],"700,000":[11],"in":[12,86,124,135],"70nm":[14],"CMOS":[15],"process,":[16],"their":[17],"adverse":[18],"impact":[19,102],"on":[20,57],"chip":[22],"total":[23],"power":[24,34,114,137],"consumption":[25],"becomes":[26],"evident.":[27],"In":[28,128],"this":[29],"paper,":[30],"we":[31],"formulate":[32],"optimal":[35],"maze":[36],"routing":[37],"and":[38,78],"buffer":[39,77],"insertion/sizing":[40],"problem":[41],"for":[42,76,141],"a":[43,48,107,121,132],"two":[44],"pin":[45],"net,":[46],"as":[47,116,118],"shortest":[49],"paths":[50],"ranking":[51],"problem.":[52],"The":[53],"polynomial":[54],"time":[55],"bound":[56],"our":[58],"formulation":[59],"fits":[60],"well":[61],"within":[62],"context":[64],"increased":[67],"buffers.":[70],"Moreover,":[71],"its":[72],"ability":[73],"account":[75],"wire":[79],"blockage":[80],"arising":[81],"from":[82],"underlying":[84],"blocks":[85],"today's":[87],"SOC's":[88],"an":[90,112],"advantage":[91],"over":[92],"analytical":[94],"alternative":[95],"formulations.":[96],"During":[97],"assessment":[99],"technology":[104],"scaling":[105],"using":[106],"set":[108],"MCNC":[110],"benchmarks,":[111],"average":[113],"saving":[115],"high":[117],"35%":[119],"with":[120],"10%":[122,133],"sacrifice":[123],"delay":[125],"observed.":[127],"addition,":[129],"there":[130],"variation":[134],"savings":[138],"when":[139],"accounting":[140],"process":[143],"variations.":[144]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}