{"id":"https://openalex.org/W1578213314","doi":"https://doi.org/10.1109/socc.2004.1362338","title":"Analysis and design of low-power multi-threshold MCML","display_name":"Analysis and design of low-power multi-threshold MCML","publication_year":2004,"publication_date":"2004-12-23","ids":{"openalex":"https://openalex.org/W1578213314","doi":"https://doi.org/10.1109/socc.2004.1362338","mag":"1578213314"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2004.1362338","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2004.1362338","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International SOC Conference, 2004. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021823528","display_name":"Hossam Hassan","orcid":"https://orcid.org/0000-0003-3932-9009"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"H. Hassan","raw_affiliation_strings":["VLSI Research Group, University of Waterloo, Waterloo, ONT, Canada","VLSI Res. Group, Waterloo Univ., Ont., Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Research Group, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"VLSI Res. Group, Waterloo Univ., Ont., Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112829693","display_name":"Mohab Anis","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"M. Anis","raw_affiliation_strings":["VLSI Research Group, University of Waterloo, Waterloo, ONT, Canada","VLSI Res. Group, Waterloo Univ., Ont., Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Research Group, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"VLSI Res. Group, Waterloo Univ., Ont., Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111957282","display_name":"M. Elmasry","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"M. Elmasry","raw_affiliation_strings":["VLSI Research Group, University of Waterloo, Waterloo, ONT, Canada","VLSI Res. Group, Waterloo Univ., Ont., Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Research Group, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"VLSI Res. Group, Waterloo Univ., Ont., Canada","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.06069795,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"25","last_page":"29"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6342053413391113},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5769721865653992},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.5694498419761658},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5581769347190857},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5396817326545715},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.48749375343322754},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4781704545021057},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4735925495624542},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4721505641937256},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.44298380613327026},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4346911907196045},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.4270109534263611},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.388070285320282},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2554425001144409},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.24289563298225403},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21238753199577332},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.17060348391532898},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.16411468386650085}],"concepts":[{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6342053413391113},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5769721865653992},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.5694498419761658},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5581769347190857},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5396817326545715},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.48749375343322754},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4781704545021057},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4735925495624542},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4721505641937256},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.44298380613327026},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4346911907196045},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.4270109534263611},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.388070285320282},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2554425001144409},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.24289563298225403},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21238753199577332},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.17060348391532898},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16411468386650085},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2004.1362338","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2004.1362338","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International SOC Conference, 2004. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.800000011920929,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1528914157","https://openalex.org/W1541494431","https://openalex.org/W1546705134","https://openalex.org/W1566916904","https://openalex.org/W1596984630","https://openalex.org/W2030822983","https://openalex.org/W2114621701","https://openalex.org/W2122846829","https://openalex.org/W2202138637","https://openalex.org/W4252370165","https://openalex.org/W6688209939"],"related_works":["https://openalex.org/W2071775671","https://openalex.org/W2171305391","https://openalex.org/W2039509524","https://openalex.org/W2114346412","https://openalex.org/W2938543345","https://openalex.org/W2121364018","https://openalex.org/W2052583367","https://openalex.org/W2363357763","https://openalex.org/W2305926957","https://openalex.org/W2538802758"],"abstract_inverted_index":{"Multi-threshold":[0],"MOS":[1],"current":[2],"mode":[3],"logic":[4],"(MTMCML)":[5],"is":[6,35,83,98,112],"a":[7],"natural":[8],"evolution":[9],"for":[10,37,68],"MCML":[11],"that":[12,100],"offers":[13],"power":[14,117],"saving":[15],"through":[16],"supply":[17,108],"voltage":[18,109],"reduction":[19],"while":[20],"retaining":[21],"the":[22,32,57,73,81,87,101,106],"same":[23],"performance.":[24],"In":[25,79],"this":[26],"work,":[27],"analytical":[28],"formulation":[29,47],"based":[30],"on":[31,95],"BSIM3v3":[33],"model":[34],"proposed":[36],"MTMCML":[38,53,77,111],"with":[39],"error":[40],"within":[41],"10%":[42],"compared":[43],"to":[44,50,70,85],"HSPICE.":[45],"The":[46],"helps":[48],"designers":[49,69],"efficiently":[51],"design":[52,64],"circuits":[54],"without":[55],"undergoing":[56],"time-consuming":[58],"HSPICE":[59],"simulations.":[60],"Furthermore,":[61],"it":[62],"provides":[63],"guidelines":[65],"and":[66,92],"aids":[67],"fully":[71],"understand":[72],"different":[74],"tradeoffs":[75],"in":[76,105],"design.":[78],"addition,":[80],"analysis":[82],"extended":[84],"study":[86],"impact":[88],"of":[89,110],"technology":[90],"scaling":[91],"parameter":[93],"variations":[94],"MTMCML.":[96],"It":[97],"shown":[99],"worst":[102],"case":[103],"variation":[104],"minimum":[107],"1.16%,":[113],"thus":[114],"suggesting":[115],"maximal":[116],"saving.":[118]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}