{"id":"https://openalex.org/W1549278323","doi":"https://doi.org/10.1109/socc.2004.1362337","title":"Fast techniques for standby leakage reduction in MTCMOS circuits","display_name":"Fast techniques for standby leakage reduction in MTCMOS circuits","publication_year":2004,"publication_date":"2004-12-23","ids":{"openalex":"https://openalex.org/W1549278323","doi":"https://doi.org/10.1109/socc.2004.1362337","mag":"1549278323"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2004.1362337","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2004.1362337","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International SOC Conference, 2004. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100443643","display_name":"Wenxin Wang","orcid":"https://orcid.org/0000-0002-7344-2198"},"institutions":[{"id":"https://openalex.org/I79817857","display_name":"University of Guelph","ror":"https://ror.org/01r7awg59","country_code":"CA","type":"education","lineage":["https://openalex.org/I79817857"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Wenxin Wang","raw_affiliation_strings":["School of Engineering, University of Guelph, ONT, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Engineering, University of Guelph, ONT, Canada","institution_ids":["https://openalex.org/I79817857"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112829693","display_name":"Mohab Anis","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"M. Anis","raw_affiliation_strings":["ECE Department, University of Waterloo, ONT, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ECE Department, University of Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011873620","display_name":"Shawki Areibi","orcid":"https://orcid.org/0000-0003-4832-0911"},"institutions":[{"id":"https://openalex.org/I79817857","display_name":"University of Guelph","ror":"https://ror.org/01r7awg59","country_code":"CA","type":"education","lineage":["https://openalex.org/I79817857"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"S. Areibi","raw_affiliation_strings":["School of Engineering, University of Guelph, ONT, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Engineering, University of Guelph, ONT, Canada","institution_ids":["https://openalex.org/I79817857"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.7297,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.92600615,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"21","last_page":"24"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6705604791641235},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.6623608469963074},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5968852639198303},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.5805394649505615},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5695624947547913},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5572282075881958},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5447427034378052},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5111213326454163},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4999232292175293},{"id":"https://openalex.org/keywords/microelectronics","display_name":"Microelectronics","score":0.46372362971305847},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4399639964103699},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4342506527900696},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4320383667945862},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.4176383912563324},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3671887516975403},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.31217339634895325},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.20711806416511536}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6705604791641235},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.6623608469963074},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5968852639198303},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.5805394649505615},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5695624947547913},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5572282075881958},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5447427034378052},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5111213326454163},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4999232292175293},{"id":"https://openalex.org/C187937830","wikidata":"https://www.wikidata.org/wiki/Q175403","display_name":"Microelectronics","level":2,"score":0.46372362971305847},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4399639964103699},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4342506527900696},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4320383667945862},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.4176383912563324},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3671887516975403},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.31217339634895325},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.20711806416511536},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2004.1362337","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2004.1362337","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International SOC Conference, 2004. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2004934210","https://openalex.org/W2017370932","https://openalex.org/W2086839192","https://openalex.org/W2109797003","https://openalex.org/W2114621701","https://openalex.org/W2139181536","https://openalex.org/W2151477922","https://openalex.org/W2162051978","https://openalex.org/W4247881338"],"related_works":["https://openalex.org/W2132107645","https://openalex.org/W2505126014","https://openalex.org/W2014496217","https://openalex.org/W3007361144","https://openalex.org/W4231098049","https://openalex.org/W1942958796","https://openalex.org/W2070693700","https://openalex.org/W3200538824","https://openalex.org/W2097839191","https://openalex.org/W1561071093"],"abstract_inverted_index":{"Technology":[0],"scaling":[1],"causes":[2],"subthreshold":[3],"leakage":[4,11,66],"currents":[5],"to":[6,30,45],"increase":[7],"exponentially.":[8],"Therefore,":[9],"effective":[10],"minimization":[12],"techniques":[13,44,79],"must":[14],"be":[15,31],"designed.":[16],"In":[17,83],"addition,":[18,84],"for":[19],"a":[20],"true":[21],"low-power":[22],"solution":[23],"in":[24,55,73,80],"system-on-chip":[25],"(SoC)":[26],"design,":[27],"it":[28],"has":[29],"tightly":[32],"integrated":[33,93],"into":[34,94],"the":[35,48,81,95],"main":[36],"design":[37,43,88,102],"environment.":[38],"This":[39],"paper":[40],"presents":[41],"two":[42],"effectively":[46],"solve":[47],"sleep":[49],"transistor":[50],"sizing":[51],"and":[52,61,92],"distribution":[53],"problem":[54],"MTCMOS":[56,87],"circuits.":[57],"The":[58],"introduced":[59],"first-fit":[60],"set-covering":[62],"approaches":[63],"achieve":[64],"lower":[65],"at":[67],"an":[68,85],"order":[69],"of":[70],"magnitude":[71],"reduction":[72],"CPU":[74],"time":[75],"compared":[76],"with":[77],"other":[78],"literature.":[82],"automatic":[86],"environment":[89],"is":[90],"developed":[91],"Canadian":[96],"Microelectronics":[97],"Corporation":[98],"(CMC)":[99],"digital":[100],"ASIC":[101],"flow.":[103]},"counts_by_year":[{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}