{"id":"https://openalex.org/W2774205278","doi":"https://doi.org/10.1109/smc.2017.8122639","title":"Serial interface engine asic with usb physical transceiver based on fpga development board","display_name":"Serial interface engine asic with usb physical transceiver based on fpga development board","publication_year":2017,"publication_date":"2017-10-01","ids":{"openalex":"https://openalex.org/W2774205278","doi":"https://doi.org/10.1109/smc.2017.8122639","mag":"2774205278"},"language":"en","primary_location":{"id":"doi:10.1109/smc.2017.8122639","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smc.2017.8122639","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Conference on Systems, Man, and Cybernetics (SMC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086985499","display_name":"Guo\u2010Ming Sung","orcid":"https://orcid.org/0000-0002-2442-2983"},"institutions":[{"id":"https://openalex.org/I118292597","display_name":"National Taipei University of Technology","ror":"https://ror.org/00cn92c09","country_code":"TW","type":"education","lineage":["https://openalex.org/I118292597"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Guo-Ming Sung","raw_affiliation_strings":["Department of Electrical Engineering, National Taipei University of Technology, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Taipei University of Technology, Taipei, Taiwan","institution_ids":["https://openalex.org/I118292597"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003148661","display_name":"Hsin-Kwang Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I118292597","display_name":"National Taipei University of Technology","ror":"https://ror.org/00cn92c09","country_code":"TW","type":"education","lineage":["https://openalex.org/I118292597"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hsin-Kwang Wang","raw_affiliation_strings":["Department of Electrical Engineering, National Taipei University of Technology, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Taipei University of Technology, Taipei, Taiwan","institution_ids":["https://openalex.org/I118292597"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005827198","display_name":"Jhih-Hao Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I118292597","display_name":"National Taipei University of Technology","ror":"https://ror.org/00cn92c09","country_code":"TW","type":"education","lineage":["https://openalex.org/I118292597"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jhih-Hao Lin","raw_affiliation_strings":["Department of Electrical Engineering, National Taipei University of Technology, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Taipei University of Technology, Taipei, Taiwan","institution_ids":["https://openalex.org/I118292597"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5086985499"],"corresponding_institution_ids":["https://openalex.org/I118292597"],"apc_list":null,"apc_paid":null,"fwci":0.43,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.66706747,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"410","last_page":"413"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/usb","display_name":"USB","score":0.9513509273529053},{"id":"https://openalex.org/keywords/serial-communication","display_name":"Serial communication","score":0.7882912158966064},{"id":"https://openalex.org/keywords/usb-hub","display_name":"USB hub","score":0.7537615299224854},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.6828158497810364},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6611925959587097},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6485300064086914},{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.6432408690452576},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6262228488922119},{"id":"https://openalex.org/keywords/pci-express","display_name":"PCI Express","score":0.611339807510376},{"id":"https://openalex.org/keywords/fifo","display_name":"FIFO (computing and electronics)","score":0.590998649597168},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5866259932518005},{"id":"https://openalex.org/keywords/phy","display_name":"PHY","score":0.5799652934074402},{"id":"https://openalex.org/keywords/extensible-host-controller-interface","display_name":"eXtensible Host Controller Interface (xHCI)","score":0.5601170659065247},{"id":"https://openalex.org/keywords/serial-port","display_name":"Serial port","score":0.5574766397476196},{"id":"https://openalex.org/keywords/pc-card","display_name":"PC Card","score":0.4848669469356537},{"id":"https://openalex.org/keywords/host-controller-interface","display_name":"Host controller interface","score":0.4805615246295929},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4355723261833191},{"id":"https://openalex.org/keywords/physical-layer","display_name":"Physical layer","score":0.25908464193344116},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.17833822965621948},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.174235999584198},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.08374035358428955}],"concepts":[{"id":"https://openalex.org/C507366226","wikidata":"https://www.wikidata.org/wiki/Q42378","display_name":"USB","level":3,"score":0.9513509273529053},{"id":"https://openalex.org/C51707140","wikidata":"https://www.wikidata.org/wiki/Q518280","display_name":"Serial communication","level":2,"score":0.7882912158966064},{"id":"https://openalex.org/C61361435","wikidata":"https://www.wikidata.org/wiki/Q850053","display_name":"USB hub","level":4,"score":0.7537615299224854},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.6828158497810364},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6611925959587097},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6485300064086914},{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.6432408690452576},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6262228488922119},{"id":"https://openalex.org/C64270927","wikidata":"https://www.wikidata.org/wiki/Q206924","display_name":"PCI Express","level":3,"score":0.611339807510376},{"id":"https://openalex.org/C2777145635","wikidata":"https://www.wikidata.org/wiki/Q515636","display_name":"FIFO (computing and electronics)","level":2,"score":0.590998649597168},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5866259932518005},{"id":"https://openalex.org/C41918916","wikidata":"https://www.wikidata.org/wiki/Q192727","display_name":"PHY","level":4,"score":0.5799652934074402},{"id":"https://openalex.org/C71784007","wikidata":"https://www.wikidata.org/wiki/Q5324733","display_name":"eXtensible Host Controller Interface (xHCI)","level":5,"score":0.5601170659065247},{"id":"https://openalex.org/C102349902","wikidata":"https://www.wikidata.org/wiki/Q385390","display_name":"Serial port","level":3,"score":0.5574766397476196},{"id":"https://openalex.org/C68160299","wikidata":"https://www.wikidata.org/wiki/Q932506","display_name":"PC Card","level":4,"score":0.4848669469356537},{"id":"https://openalex.org/C37360884","wikidata":"https://www.wikidata.org/wiki/Q13551889","display_name":"Host controller interface","level":5,"score":0.4805615246295929},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4355723261833191},{"id":"https://openalex.org/C19247436","wikidata":"https://www.wikidata.org/wiki/Q192727","display_name":"Physical layer","level":3,"score":0.25908464193344116},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.17833822965621948},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.174235999584198},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.08374035358428955},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/smc.2017.8122639","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smc.2017.8122639","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Conference on Systems, Man, and Cybernetics (SMC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8399999737739563,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2027106468","https://openalex.org/W2041273742","https://openalex.org/W2095903724","https://openalex.org/W3139465983"],"related_works":["https://openalex.org/W1518083812","https://openalex.org/W2394455848","https://openalex.org/W1928500579","https://openalex.org/W2356928735","https://openalex.org/W185704686","https://openalex.org/W2356847057","https://openalex.org/W2340283406","https://openalex.org/W2275044424","https://openalex.org/W2384625739","https://openalex.org/W2351194233"],"abstract_inverted_index":{"The":[0,75,173],"data":[1,16,41,62,66,77],"transmission":[2,17,63],"is":[3],"fairly":[4],"quick":[5],"and":[6,28,53,65,98,164,180,189,204],"easy":[7],"in":[8],"recent":[9],"years.":[10],"Nowadays,":[11],"there":[12],"are":[13,72,143,166,183],"many":[14],"serial":[15,88],"methods,":[18],"such":[19],"as":[20],"I2C,":[21],"SPI,":[22],"RS-232,":[23],"USB":[24,32,69,95,110,118,135,141],"(Universal":[25],"Serial":[26],"Bus),":[27],"so":[29],"on.":[30],"Recently,":[31],"not":[33],"only":[34],"works":[35],"with":[36,81,87,93,140,168],"convenience":[37],"but":[38],"also":[39],"transmits":[40],"fast.":[42],"It":[43],"becomes":[44],"a":[45],"standard":[46],"peripheral":[47],"interface":[48,89],"between":[49],"FPGA":[50,126,131,138],"development":[51],"board":[52,127,132],"personal":[54],"computer":[55],"(PC).":[56],"To":[57],"satisfy":[58],"those":[59],"requirements,":[60],"the":[61,94,108,117,124,129,134,147,151,198,205],"speed":[64],"volume":[67],"of":[68,162,201,208],"physical":[70],"transceiver":[71,148],"continuously":[73],"improved.":[74],"transmitted":[76,125],"will":[78,120],"be":[79,121],"queued":[80],"first-in":[82],"first-out":[83],"register":[84],"(FIFO),":[85],"proceeding":[86],"engine":[90],"(SIE),":[91],"compiling":[92],"packet":[96,119],"format,":[97],"converting":[99],"it":[100],"into":[101],"an":[102,157],"analog":[103],"differential":[104],"signal":[105],"by":[106],"using":[107],"Cypress's":[109],"PHY":[111,142],"(Port":[112],"Physical":[113],"Layer)":[114],"chip.":[115],"Then":[116],"sent":[122],"from":[123],"to":[128,145],"received":[130],"through":[133],"cable.":[136],"Two":[137],"boards":[139],"used":[144],"verify":[146],"function.":[149],"After":[150],"functional":[152],"verification":[153],"has":[154],"been":[155],"completed,":[156],"application-specific":[158],"integrated":[159],"circuit":[160],"(ASIC)":[161],"FIFO":[163],"SIE":[165],"implemented":[167],"TSMC":[169],"0.18\u03bcm":[170],"CMOS":[171],"technology.":[172],"gate":[174],"counts,":[175],"power":[176],"consumption,":[177],"operating":[178],"frequency,":[179],"chip":[181],"area":[182],"14,547,":[184],"2.6742":[185],"mW,":[186],"50":[187],"MHz,":[188],"0.7\u00d70.67":[190],"mm":[191],"<sup":[192],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[193],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[194],",":[195],"respectively,":[196],"at":[197],"supply":[199],"voltage":[200],"1.8":[202],"V":[203],"total":[206],"pins":[207],"40":[209],"pins.":[210]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}