{"id":"https://openalex.org/W4413095951","doi":"https://doi.org/10.1109/smacd65553.2025.11092257","title":"Modeling and Analysis of MS Accelerators Embedding SRAM and RRAM Compute Cells","display_name":"Modeling and Analysis of MS Accelerators Embedding SRAM and RRAM Compute Cells","publication_year":2025,"publication_date":"2025-07-07","ids":{"openalex":"https://openalex.org/W4413095951","doi":"https://doi.org/10.1109/smacd65553.2025.11092257"},"language":"en","primary_location":{"id":"doi:10.1109/smacd65553.2025.11092257","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd65553.2025.11092257","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 21st International Conference on Synthesis, Modeling, Analysis and Simulation Methods, and Applications to Circuits Design (SMACD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047341225","display_name":"Michele Caselli","orcid":"https://orcid.org/0000-0003-3807-8033"},"institutions":[{"id":"https://openalex.org/I124601658","display_name":"University of Parma","ror":"https://ror.org/02k7wn190","country_code":"IT","type":"education","lineage":["https://openalex.org/I124601658"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Michele Caselli","raw_affiliation_strings":["University of Parma,Department of Engineering and Architecture"],"affiliations":[{"raw_affiliation_string":"University of Parma,Department of Engineering and Architecture","institution_ids":["https://openalex.org/I124601658"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032000935","display_name":"Andrea Boni","orcid":"https://orcid.org/0000-0001-7649-2871"},"institutions":[{"id":"https://openalex.org/I124601658","display_name":"University of Parma","ror":"https://ror.org/02k7wn190","country_code":"IT","type":"education","lineage":["https://openalex.org/I124601658"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Andrea Boni","raw_affiliation_strings":["University of Parma,Department of Engineering and Architecture"],"affiliations":[{"raw_affiliation_string":"University of Parma,Department of Engineering and Architecture","institution_ids":["https://openalex.org/I124601658"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5047341225"],"corresponding_institution_ids":["https://openalex.org/I124601658"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.25915246,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.8883025646209717},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8376985788345337},{"id":"https://openalex.org/keywords/embedding","display_name":"Embedding","score":0.7161083221435547},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.5415539741516113},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5294587016105652},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38226374983787537},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.36909985542297363},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24669119715690613},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2293025553226471},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.22085893154144287},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15011286735534668}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.8883025646209717},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8376985788345337},{"id":"https://openalex.org/C41608201","wikidata":"https://www.wikidata.org/wiki/Q980509","display_name":"Embedding","level":2,"score":0.7161083221435547},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.5415539741516113},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5294587016105652},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38226374983787537},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.36909985542297363},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24669119715690613},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2293025553226471},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.22085893154144287},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15011286735534668},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/smacd65553.2025.11092257","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd65553.2025.11092257","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 21st International Conference on Synthesis, Modeling, Analysis and Simulation Methods, and Applications to Circuits Design (SMACD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2789785996","https://openalex.org/W3120016950","https://openalex.org/W3139082476","https://openalex.org/W3194056411","https://openalex.org/W4285168734","https://openalex.org/W4382536836","https://openalex.org/W4385411986","https://openalex.org/W4386264286","https://openalex.org/W4404239256"],"related_works":["https://openalex.org/W1909296377","https://openalex.org/W2020622255","https://openalex.org/W2089002058","https://openalex.org/W2065076119","https://openalex.org/W4384616198","https://openalex.org/W3185029353","https://openalex.org/W2054635671","https://openalex.org/W2969498307","https://openalex.org/W3116379964","https://openalex.org/W4312727691"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"the":[3,28,40,49,71,75,86],"modeling":[4],"and":[5,13,43],"performance":[6],"analysis":[7],"of":[8,39,45,74],"MS":[9,46],"accelerators":[10,47,63,84],"integrating":[11],"SRAM":[12],"F-2T2R":[14,87],"compute":[15],"cells,":[16],"carried":[17],"out":[18],"with":[19],"a":[20,57],"Matlab":[21],"analytical":[22],"framework.":[23],"The":[24,35,53],"accelerator":[25],"models":[26],"include":[27],"fundamental":[29],"circuit":[30],"non-idealities":[31],"for":[32,48,79],"accurate":[33],"analysis.":[34],"framework":[36],"allows":[37,78],"exploration":[38],"design":[41],"space":[42],"optimization":[44],"best":[50],"system-level":[51],"performance.":[52],"comparison":[54],"made":[55],"in":[56,83],"22-nm":[58],"technology":[59],"shows":[60],"that":[61],"SRAM-based":[62],"can":[64],"obtain":[65],"significantly":[66],"higher":[67],"computational":[68],"efficiency,":[69],"while":[70],"high":[72],"density":[73],"RRAM":[76],"devices":[77],"better":[80],"area":[81],"efficiency":[82],"embedding":[85],"cells.":[88]},"counts_by_year":[],"updated_date":"2025-12-21T01:58:51.020947","created_date":"2025-10-10T00:00:00"}