{"id":"https://openalex.org/W4413096018","doi":"https://doi.org/10.1109/smacd65553.2025.11092224","title":"An AI-driven EDA Algorithm-Empowered VCO and LDO Co-Design Method","display_name":"An AI-driven EDA Algorithm-Empowered VCO and LDO Co-Design Method","publication_year":2025,"publication_date":"2025-07-07","ids":{"openalex":"https://openalex.org/W4413096018","doi":"https://doi.org/10.1109/smacd65553.2025.11092224"},"language":"en","primary_location":{"id":"doi:10.1109/smacd65553.2025.11092224","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd65553.2025.11092224","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 21st International Conference on Synthesis, Modeling, Analysis and Simulation Methods, and Applications to Circuits Design (SMACD)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113986608","display_name":"Yong Min Ha","orcid":null},"institutions":[{"id":"https://openalex.org/I7882870","display_name":"University of Glasgow","ror":"https://ror.org/00vtgdb53","country_code":"GB","type":"education","lineage":["https://openalex.org/I7882870"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Yijia Hao","raw_affiliation_strings":["University of Glasgow,UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Glasgow,UK","institution_ids":["https://openalex.org/I7882870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080620114","display_name":"Maarten Strackx","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Maarten Strackx","raw_affiliation_strings":["Magics Technologies,Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Magics Technologies,Belgium","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070707735","display_name":"Miguel Gandara","orcid":null},"institutions":[{"id":"https://openalex.org/I173632517","display_name":"MediaTek (China)","ror":"https://ror.org/05xvgy636","country_code":"CN","type":"company","lineage":["https://openalex.org/I173632517","https://openalex.org/I4210148979"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Miguel Gandara","raw_affiliation_strings":["Mediatek,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mediatek,USA","institution_ids":["https://openalex.org/I173632517"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021256803","display_name":"S. Cochran","orcid":"https://orcid.org/0000-0001-7324-7790"},"institutions":[{"id":"https://openalex.org/I7882870","display_name":"University of Glasgow","ror":"https://ror.org/00vtgdb53","country_code":"GB","type":"education","lineage":["https://openalex.org/I7882870"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Sandy Cochran","raw_affiliation_strings":["University of Glasgow,UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Glasgow,UK","institution_ids":["https://openalex.org/I7882870"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103599514","display_name":"Bo Liu","orcid":"https://orcid.org/0009-0002-8982-7735"},"institutions":[{"id":"https://openalex.org/I7882870","display_name":"University of Glasgow","ror":"https://ror.org/00vtgdb53","country_code":"GB","type":"education","lineage":["https://openalex.org/I7882870"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Bo Liu","raw_affiliation_strings":["University of Glasgow,UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Glasgow,UK","institution_ids":["https://openalex.org/I7882870"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.20967513,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6093055605888367},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.6087178587913513},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.45110854506492615},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20533978939056396},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09520113468170166},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08907166123390198}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6093055605888367},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.6087178587913513},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.45110854506492615},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20533978939056396},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09520113468170166},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08907166123390198}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/smacd65553.2025.11092224","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd65553.2025.11092224","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 21st International Conference on Synthesis, Modeling, Analysis and Simulation Methods, and Applications to Circuits Design (SMACD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2027796354","https://openalex.org/W2096971130","https://openalex.org/W2118616136","https://openalex.org/W2135143797","https://openalex.org/W2161064871","https://openalex.org/W3083312304","https://openalex.org/W3160469020"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2070109416","https://openalex.org/W1523213765","https://openalex.org/W2388316590","https://openalex.org/W4388486464","https://openalex.org/W2380576078","https://openalex.org/W2902200568","https://openalex.org/W3157583314"],"abstract_inverted_index":{"Traditionally,":[0],"the":[1,23,40,73,90,113,142],"output":[2],"noise":[3,25,118],"and":[4,44,127],"power":[5,16,130],"supply":[6,17],"rejection":[7],"of":[8,26],"low-dropout":[9],"regulators":[10],"(LDOs)":[11],"are":[12],"optimized":[13],"to":[14,70,141],"minimize":[15],"fluctuations,":[18],"reducing":[19],"their":[20],"impact":[21],"on":[22],"low-frequency":[24,46],"target":[27],"voltage-controlled":[28],"oscillators":[29],"(VCOs).":[30],"However,":[31],"this":[32,51,53],"sequential":[33,144],"design":[34,78,145],"approach":[35],"does":[36],"not":[37],"fully":[38],"address":[39],"trade-offs":[41],"between":[42],"high-frequency":[43],"LDO-induced":[45],"phase":[47,117],"noise.":[48],"To":[49,88],"overcome":[50],"limitation,":[52],"paper":[54],"presents":[55],"a":[56,93,105,123],"co-design":[57,74,114],"method":[58,115],"for":[59],"low":[60],"phase-noise":[61],"LC-tank":[62,96],"VCOs":[63],"powered":[64],"by":[65,119,132,137],"LDOs.":[66],"It":[67],"is":[68,86,102],"difficult":[69],"carry":[71],"out":[72],"using":[75,104],"traditional":[76],"manual":[77],"techniques.":[79],"Hence,":[80],"an":[81,99],"efficient":[82],"AI-driven":[83],"EDA":[84],"algorithm":[85],"used.":[87],"validate":[89],"proposed":[91],"method,":[92],"5.6":[94],"GHz":[95],"VCO":[97],"with":[98,134],"integrated":[100],"LDO":[101],"designed":[103],"65":[106],"nm":[107],"CMOS":[108],"process.":[109],"Simulations":[110],"show":[111],"that":[112],"improves":[116],"1.2":[120],"dB":[121],"at":[122],"1":[124],"MHz":[125],"offset":[126],"reduces":[128],"dynamic":[129],"consumption":[131],"28.8%,":[133],"FoM":[135],"increased":[136],"2.4":[138],"dBc/Hz":[139],"compared":[140],"conventional":[143],"method.":[146]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-08-12T00:00:00"}