{"id":"https://openalex.org/W4404239320","doi":"https://doi.org/10.1109/smacd61181.2024.10745448","title":"Ternary Clock Tree Synthesis for 3D ICs","display_name":"Ternary Clock Tree Synthesis for 3D ICs","publication_year":2024,"publication_date":"2024-07-02","ids":{"openalex":"https://openalex.org/W4404239320","doi":"https://doi.org/10.1109/smacd61181.2024.10745448"},"language":"en","primary_location":{"id":"doi:10.1109/smacd61181.2024.10745448","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/smacd61181.2024.10745448","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 20th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5114592772","display_name":"Christos Pavlidis","orcid":null},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Christos Pavlidis","raw_affiliation_strings":["Aristotle University of Thessaloniki,School of Electrical and Computer Engineering"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Aristotle University of Thessaloniki,School of Electrical and Computer Engineering","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114592773","display_name":"Nikos Sketopoulos","orcid":null},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Nikos Sketopoulos","raw_affiliation_strings":["University of Thessaly,Department of Electrical and Computer Engineering"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Thessaly,Department of Electrical and Computer Engineering","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103066371","display_name":"Christos Sotiriou","orcid":"https://orcid.org/0000-0001-9318-474X"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Christos P. Sotiriou","raw_affiliation_strings":["University of Thessaly,Department of Electrical and Computer Engineering"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Thessaly,Department of Electrical and Computer Engineering","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031542707","display_name":"Vasilis F. Pavlidis","orcid":"https://orcid.org/0000-0002-4063-4652"},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Vasilis F. Pavlidis","raw_affiliation_strings":["Aristotle University of Thessaloniki,School of Electrical and Computer Engineering"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Aristotle University of Thessaloniki,School of Electrical and Computer Engineering","institution_ids":["https://openalex.org/I21370196"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/ternary-operation","display_name":"Ternary operation","score":0.5751355290412903},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5388545393943787},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3366547226905823},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10141852498054504}],"concepts":[{"id":"https://openalex.org/C64452783","wikidata":"https://www.wikidata.org/wiki/Q1524945","display_name":"Ternary operation","level":2,"score":0.5751355290412903},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5388545393943787},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3366547226905823},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10141852498054504}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/smacd61181.2024.10745448","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/smacd61181.2024.10745448","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 20th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320334322","display_name":"HORIZON EUROPE Framework Programme","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1944814515","https://openalex.org/W1978169009","https://openalex.org/W2023981464","https://openalex.org/W2026812171","https://openalex.org/W2158473722","https://openalex.org/W2476974423","https://openalex.org/W2481508967","https://openalex.org/W2587180584","https://openalex.org/W3209981646","https://openalex.org/W3211414309","https://openalex.org/W4301346705","https://openalex.org/W4353031957","https://openalex.org/W6636125174"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W4391913857","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W4396696052"],"abstract_inverted_index":{"A":[0,32],"3D":[1],"clock":[2,46,73],"tree":[3,54],"topology":[4],"generation":[5],"algorithm":[6],"is":[7,30,48,57],"presented":[8],"based":[9,26],"on":[10,27,76,95],"ternary":[11,53],"trees.":[12],"In":[13],"addition,":[14],"a":[15,80,88],"method":[16],"that":[17,40],"leads":[18],"to":[19,43,98],"an":[20],"improved":[21],"stopping":[22],"criterion":[23],"for":[24,37],"algorithms":[25],"nearest":[28],"neighbor":[29],"proposed.":[31],"new":[33,66],"grid":[34],"assignment":[35],"approach":[36,67],"vertical":[38,62],"interconnects":[39,63],"further":[41],"contributes":[42],"low":[44],"skew":[45,86],"trees":[47],"also":[49],"presented.":[50],"By":[51],"leveraging":[52],"formations,":[55],"wirelength":[56,94],"significantly":[58],"reduced,":[59],"while":[60],"assigning":[61],"with":[64],"the":[65,69],"reduces":[68],"number":[70],"of":[71],"inserted":[72],"buffers.":[74],"Results":[75],"IBM":[77],"benchmarks":[78],"exhibit":[79],"$\\mathbf{2":[81],"4":[82],"\\%}$":[83,91],"decrease":[84,92],"in":[85,93],"alongside":[87],"$\\mathbf{1":[89],"7":[90],"average":[96],"compared":[97],"3D-MMM.":[99]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}