{"id":"https://openalex.org/W4404239202","doi":"https://doi.org/10.1109/smacd61181.2024.10745424","title":"A novel simulations scheduler for automated circuit sizing algorithms","display_name":"A novel simulations scheduler for automated circuit sizing algorithms","publication_year":2024,"publication_date":"2024-07-02","ids":{"openalex":"https://openalex.org/W4404239202","doi":"https://doi.org/10.1109/smacd61181.2024.10745424"},"language":"en","primary_location":{"id":"doi:10.1109/smacd61181.2024.10745424","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd61181.2024.10745424","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 20th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032921328","display_name":"C\u0103t\u0103lin Vi\u0219an","orcid":"https://orcid.org/0000-0002-6769-7274"},"institutions":[{"id":"https://openalex.org/I61641377","display_name":"Universitatea Na\u021bional\u0103 de \u0218tiin\u021b\u0103 \u0219i Tehnologie Politehnica Bucure\u0219ti","ror":"https://ror.org/0558j5q12","country_code":"RO","type":"education","lineage":["https://openalex.org/I61641377"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"C\u0103t\u0103lin Vi\u015fan","raw_affiliation_strings":["University &#x201C;Politehnica&#x201D; of Bucharest"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University &#x201C;Politehnica&#x201D; of Bucharest","institution_ids":["https://openalex.org/I61641377"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5093266218","display_name":"Dan Cur\u0103vale","orcid":null},"institutions":[{"id":"https://openalex.org/I61641377","display_name":"Universitatea Na\u021bional\u0103 de \u0218tiin\u021b\u0103 \u0219i Tehnologie Politehnica Bucure\u0219ti","ror":"https://ror.org/0558j5q12","country_code":"RO","type":"education","lineage":["https://openalex.org/I61641377"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"Dan Cur\u0103vale","raw_affiliation_strings":["University &#x201C;Politehnica&#x201D; of Bucharest"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University &#x201C;Politehnica&#x201D; of Bucharest","institution_ids":["https://openalex.org/I61641377"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110583743","display_name":"Georgian Nicolae","orcid":"https://orcid.org/0000-0001-7157-5387"},"institutions":[{"id":"https://openalex.org/I61641377","display_name":"Universitatea Na\u021bional\u0103 de \u0218tiin\u021b\u0103 \u0219i Tehnologie Politehnica Bucure\u0219ti","ror":"https://ror.org/0558j5q12","country_code":"RO","type":"education","lineage":["https://openalex.org/I61641377"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"Georgian Nicolae","raw_affiliation_strings":["University &#x201C;Politehnica&#x201D; of Bucharest"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University &#x201C;Politehnica&#x201D; of Bucharest","institution_ids":["https://openalex.org/I61641377"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003605874","display_name":"Mihai Boldeanu","orcid":"https://orcid.org/0000-0002-2662-7835"},"institutions":[{"id":"https://openalex.org/I61641377","display_name":"Universitatea Na\u021bional\u0103 de \u0218tiin\u021b\u0103 \u0219i Tehnologie Politehnica Bucure\u0219ti","ror":"https://ror.org/0558j5q12","country_code":"RO","type":"education","lineage":["https://openalex.org/I61641377"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"Mihai Boldeanu","raw_affiliation_strings":["University &#x201C;Politehnica&#x201D; of Bucharest"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University &#x201C;Politehnica&#x201D; of Bucharest","institution_ids":["https://openalex.org/I61641377"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032257745","display_name":"Horia Cucu","orcid":"https://orcid.org/0000-0002-8711-3854"},"institutions":[{"id":"https://openalex.org/I61641377","display_name":"Universitatea Na\u021bional\u0103 de \u0218tiin\u021b\u0103 \u0219i Tehnologie Politehnica Bucure\u0219ti","ror":"https://ror.org/0558j5q12","country_code":"RO","type":"education","lineage":["https://openalex.org/I61641377"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"Horia Cucu","raw_affiliation_strings":["University &#x201C;Politehnica&#x201D; of Bucharest"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University &#x201C;Politehnica&#x201D; of Bucharest","institution_ids":["https://openalex.org/I61641377"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040778804","display_name":"Andi Buzo","orcid":"https://orcid.org/0000-0001-6545-5338"},"institutions":[{"id":"https://openalex.org/I4210105601","display_name":"Infineon Technologies (United Kingdom)","ror":"https://ror.org/017ptvx95","country_code":"GB","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210105601"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Andi Buzo","raw_affiliation_strings":["Infineon Technologies"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Infineon Technologies","institution_ids":["https://openalex.org/I4210105601"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7528396844863892},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.6419678926467896},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.43762776255607605},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42849308252334595},{"id":"https://openalex.org/keywords/processor-scheduling","display_name":"Processor scheduling","score":0.4102114140987396},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10696789622306824},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.09840914607048035}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7528396844863892},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.6419678926467896},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.43762776255607605},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42849308252334595},{"id":"https://openalex.org/C2984822820","wikidata":"https://www.wikidata.org/wiki/Q1123036","display_name":"Processor scheduling","level":3,"score":0.4102114140987396},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10696789622306824},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.09840914607048035},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/smacd61181.2024.10745424","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd61181.2024.10745424","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 20th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1544309315","https://openalex.org/W2008174815","https://openalex.org/W2022485595","https://openalex.org/W2074046446","https://openalex.org/W2579361096","https://openalex.org/W2769791151","https://openalex.org/W3035803417","https://openalex.org/W3217063713","https://openalex.org/W4285047362","https://openalex.org/W4304080732","https://openalex.org/W4386867465"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2375311683","https://openalex.org/W2366062860","https://openalex.org/W2373777250","https://openalex.org/W2353956655","https://openalex.org/W2020653254","https://openalex.org/W1809394610","https://openalex.org/W2014085448"],"abstract_inverted_index":{"This":[0,67],"study":[1],"introduces":[2],"an":[3],"innovative":[4],"operating":[5,34],"corner":[6],"management":[7],"strategy":[8],"for":[9,110],"automated":[10],"circuit":[11,111],"sizing,":[12,112],"significantly":[13],"reducing":[14],"the":[15,33,76,94,105],"number":[16,77],"of":[17,40,78,84,104],"simulations":[18],"required":[19],"by":[20,70],"sizing":[21],"algorithms.":[22],"The":[23],"proposed":[24],"method":[25],"relies":[26],"on":[27,37,75],"a":[28,44,71,82],"simulation":[29,89],"scheduler":[30],"that":[31,49],"orders":[32],"corners,":[35],"based":[36,74],"their":[38],"level":[39],"difficulty,":[41],"and":[42],"applies":[43],"selective":[45],"evaluation":[46],"strategy.":[47],"Solutions":[48],"fail":[50],"to":[51,64,86,93,114],"meet":[52],"specifications":[53],"in":[54,88],"more":[55,62],"challenging":[56],"corners":[57,79],"are":[58],"quickly":[59],"discarded,":[60],"allocating":[61],"resources":[63],"promising":[65,107],"candidates.":[66],"approach,":[68],"underpinned":[69],"novel":[72],"metric":[73],"passed,":[80],"demonstrates":[81],"reduction":[83],"up":[85],"71%":[87],"budget":[90],"requirements":[91],"compared":[92],"other":[95],"considered":[96],"methods.":[97],"We":[98],"validate":[99],"our":[100],"work":[101],"using":[102],"two":[103,115],"most":[106],"evolutionary":[108],"algorithms":[109],"applied":[113],"proprietary":[116],"low-dropout":[117],"regulators.":[118]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}
