{"id":"https://openalex.org/W4404239334","doi":"https://doi.org/10.1109/smacd61181.2024.10745408","title":"A learning-based method for performance optimization of timing analysis","display_name":"A learning-based method for performance optimization of timing analysis","publication_year":2024,"publication_date":"2024-07-02","ids":{"openalex":"https://openalex.org/W4404239334","doi":"https://doi.org/10.1109/smacd61181.2024.10745408"},"language":"en","primary_location":{"id":"doi:10.1109/smacd61181.2024.10745408","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd61181.2024.10745408","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 20th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064580408","display_name":"Anastasis Vagenas","orcid":"https://orcid.org/0000-0002-3024-3455"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Anastasis Vagenas","raw_affiliation_strings":["University of Thessaly,Department of Electrical and Computer Engineering,Volos,Greece"],"affiliations":[{"raw_affiliation_string":"University of Thessaly,Department of Electrical and Computer Engineering,Volos,Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041568803","display_name":"Dimitrios Garyfallou","orcid":"https://orcid.org/0000-0001-8616-2366"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Dimitrios Garyfallou","raw_affiliation_strings":["University of Thessaly,Department of Electrical and Computer Engineering,Volos,Greece"],"affiliations":[{"raw_affiliation_string":"University of Thessaly,Department of Electrical and Computer Engineering,Volos,Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008228117","display_name":"Nestor Evmorfopoulos","orcid":"https://orcid.org/0000-0002-6968-0222"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Nestor Evmorfopoulos","raw_affiliation_strings":["University of Thessaly,Department of Electrical and Computer Engineering,Volos,Greece"],"affiliations":[{"raw_affiliation_string":"University of Thessaly,Department of Electrical and Computer Engineering,Volos,Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058208743","display_name":"George D. Stamoulis","orcid":null},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"George Stamoulis","raw_affiliation_strings":["University of Thessaly,Department of Electrical and Computer Engineering,Volos,Greece"],"affiliations":[{"raw_affiliation_string":"University of Thessaly,Department of Electrical and Computer Engineering,Volos,Greece","institution_ids":["https://openalex.org/I145722265"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5064580408"],"corresponding_institution_ids":["https://openalex.org/I145722265"],"apc_list":null,"apc_paid":null,"fwci":0.2225,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.55006092,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.911300003528595,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.911300003528595,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7199304103851318},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.33288538455963135}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7199304103851318},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.33288538455963135}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/smacd61181.2024.10745408","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd61181.2024.10745408","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 20th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1556480701","https://openalex.org/W2092377129","https://openalex.org/W2108665876","https://openalex.org/W2122901855","https://openalex.org/W2127400344","https://openalex.org/W2142896025","https://openalex.org/W3016255749","https://openalex.org/W3109667347","https://openalex.org/W3137237606","https://openalex.org/W4244015912","https://openalex.org/W4282053837","https://openalex.org/W6633284831"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W4391913857","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W4396696052"],"abstract_inverted_index":{"Timing":[0],"analysis":[1,63,84,126,139],"is":[2],"a":[3,38],"crucial":[4],"verification":[5],"method":[6],"employed":[7],"throughout":[8],"the":[9,17,51,59,79,122,142],"entire":[10],"design":[11],"cycle":[12],"of":[13,20,53,82,124],"integrated":[14],"circuits.":[15],"However,":[16],"increasing":[18],"complexity":[19,52],"modern":[21],"designs,":[22],"driven":[23],"by":[24,127],"aggressive":[25],"technology":[26],"scaling,":[27],"necessitates":[28],"more":[29],"efficient":[30],"timing":[31,43,62,83,125,138,156],"engines.":[32],"In":[33],"this":[34],"paper,":[35],"we":[36,75,91],"present":[37],"learning-based":[39],"approach":[40,120],"to":[41,49,134,154],"accelerate":[42],"analysis.":[44],"We":[45],"propose":[46],"XGBoost":[47],"models":[48,144],"assess":[50],"each":[54,99],"gate-level":[55],"stage":[56],"and":[57,95],"choose":[58],"most":[60],"suitable":[61],"method.":[64,140],"By":[65],"incorporating":[66],"less":[67],"computationally":[68],"expensive":[69],"methods,":[70],"particularly":[71],"in":[72],"low-complexity":[73],"stages,":[74],"can":[76,145],"significantly":[77],"improve":[78],"overall":[80],"performance":[81],"without":[85],"sacrificing":[86],"accuracy.":[87],"Unlike":[88],"previous":[89],"studies,":[90],"extract":[92],"representative":[93],"electrical":[94],"topological":[96],"features":[97],"from":[98],"stage,":[100],"avoiding":[101],"additional":[102],"computations":[103],"such":[104],"as":[105],"effective":[106],"capacitance":[107],"or":[108,150],"moments.":[109],"Experimental":[110],"evaluation":[111],"on":[112],"one":[113],"million":[114],"stages":[115],"indicates":[116],"that":[117],"our":[118,135],"learning-driven":[119],"reduces":[121],"runtime":[123],"$3.36":[128],"\\times$":[129],"while":[130],"achieving":[131],"accuracy":[132],"comparable":[133],"best":[136],"available":[137],"Thus,":[141],"proposed":[143],"be":[146],"used":[147],"during":[148],"signoff":[149],"iterative":[151],"optimization":[152],"flows":[153],"expedite":[155],"closure.":[157]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-12-27T23:08:20.325037","created_date":"2025-10-10T00:00:00"}