{"id":"https://openalex.org/W4404239237","doi":"https://doi.org/10.1109/smacd61181.2024.10745397","title":"End-to-end Integration of OpenTitan Security Features in a Pure RISC-V SoC","display_name":"End-to-end Integration of OpenTitan Security Features in a Pure RISC-V SoC","publication_year":2024,"publication_date":"2024-07-02","ids":{"openalex":"https://openalex.org/W4404239237","doi":"https://doi.org/10.1109/smacd61181.2024.10745397"},"language":"en","primary_location":{"id":"doi:10.1109/smacd61181.2024.10745397","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/smacd61181.2024.10745397","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 20th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024336537","display_name":"Alberto Musa","orcid":"https://orcid.org/0009-0003-1912-3801"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Alberto Musa","raw_affiliation_strings":["Universit&#x00E0; di Bologna,Bologna,Italy"],"affiliations":[{"raw_affiliation_string":"Universit&#x00E0; di Bologna,Bologna,Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015497724","display_name":"Emanuele Parisi","orcid":"https://orcid.org/0000-0001-6607-7367"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Emanuele Parisi","raw_affiliation_strings":["Universit&#x00E0; di Bologna,Bologna,Italy"],"affiliations":[{"raw_affiliation_string":"Universit&#x00E0; di Bologna,Bologna,Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064053355","display_name":"Luca Barbierato","orcid":"https://orcid.org/0000-0001-6470-3299"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Barbierato","raw_affiliation_strings":["Politecnico di Torino,Torino,Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino,Torino,Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031653904","display_name":"Andrea Acquaviva","orcid":"https://orcid.org/0000-0002-7323-759X"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Andrea Acquaviva","raw_affiliation_strings":["Universit&#x00E0; di Bologna,Bologna,Italy"],"affiliations":[{"raw_affiliation_string":"Universit&#x00E0; di Bologna,Bologna,Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5093205050","display_name":"Francesco Barchi","orcid":"https://orcid.org/0000-0003-1839-344X"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Francesco Barchi","raw_affiliation_strings":["Universit&#x00E0; di Bologna,Bologna,Italy"],"affiliations":[{"raw_affiliation_string":"Universit&#x00E0; di Bologna,Bologna,Italy","institution_ids":["https://openalex.org/I9360294"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5024336537"],"corresponding_institution_ids":["https://openalex.org/I9360294"],"apc_list":null,"apc_paid":null,"fwci":0.4962,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.6532016,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6028854250907898},{"id":"https://openalex.org/keywords/end-to-end-principle","display_name":"End-to-end principle","score":0.4516238570213318},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4354850947856903},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3960307538509369},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.1998395323753357}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6028854250907898},{"id":"https://openalex.org/C74296488","wikidata":"https://www.wikidata.org/wiki/Q2527392","display_name":"End-to-end principle","level":2,"score":0.4516238570213318},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4354850947856903},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3960307538509369},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.1998395323753357}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/smacd61181.2024.10745397","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/smacd61181.2024.10745397","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 20th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"},{"id":"pmh:oai:cris.unibo.it:11585/1028366","is_oa":false,"landing_page_url":"https://hdl.handle.net/11585/1028366","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2490345425","https://openalex.org/W2770020066","https://openalex.org/W2796075095","https://openalex.org/W2936567838","https://openalex.org/W3021475380","https://openalex.org/W3085910988","https://openalex.org/W4308219461","https://openalex.org/W4366549037","https://openalex.org/W4384947504","https://openalex.org/W4400224457","https://openalex.org/W4401568796"],"related_works":["https://openalex.org/W2036806516","https://openalex.org/W1967394420","https://openalex.org/W2565425548","https://openalex.org/W2392009442","https://openalex.org/W2087695844","https://openalex.org/W2154106283","https://openalex.org/W2912613323","https://openalex.org/W2142443274","https://openalex.org/W2353292666","https://openalex.org/W2383044538"],"abstract_inverted_index":{"The":[0,119,135,157],"RISC-V":[1,64,126],"open-source":[2,33],"instruction":[3],"set":[4],"architecture":[5],"(ISA)":[6],"is":[7,45,92],"gaining":[8],"popularity":[9],"in":[10,22,99,202],"the":[11,81,93,138,167,171,177,181,187,196,203,208,216,220,226,231],"realm":[12],"of":[13,36,49,83,89,96,116,121,198,210],"new":[14],"processor":[15,163],"development.":[16],"Its":[17],"maturity":[18],"allows":[19],"implementation":[20,91,233],"even":[21],"scenarios":[23],"where":[24],"security":[25],"plays":[26],"a":[27,46,59,72,124,143,150,154,161],"key":[28],"role.":[29],"OpenTitan":[30],"(OT),":[31],"an":[32,103,133],"silicon":[34],"Root":[35],"Trust":[37],"(RoT)":[38],"designed":[39],"specifically":[40],"for":[41,215,235],"secure":[42,73,250],"embedded":[43,244],"environments":[44],"significant":[47],"example":[48],"this":[50,67,90],"adoption.":[51],"This":[52,229],"study":[53],"focuses":[54],"on":[55,132,249],"integrating":[56],"OT":[57,69,122,172,211],"into":[58,123,243],"System-on-Chip":[60],"(SoC)":[61],"exclusively":[62],"featuring":[63],"architectures.":[65,252],"In":[66],"configuration,":[68],"serves":[70],"as":[71],"co-processor,":[74],"leveraging":[75],"its":[76,241],"cryptographic":[77,84,111,117,199],"accelerators":[78],"to":[79,106],"enhance":[80],"performance":[82,197],"workloads.":[85],"A":[86],"noteworthy":[87],"aspect":[88],"intentional":[94],"preservation":[95],"strong":[97],"isolation":[98],"computation":[100],"and":[101,113,130,153,183,189,222,239,245],"memory,":[102],"essential":[104],"feature":[105],"protect":[107],"sensitive":[108],"data,":[109],"including":[110],"keys":[112],"intermediate":[114],"results":[115],"tasks.":[118],"integration":[120,242],"complete":[125],"SoC":[127,140],"was":[128],"executed":[129],"characterized":[131],"FPGA.":[134],"FPGA":[136],"runs":[137],"entire":[139],"which":[141],"leverages":[142],"specialized":[144],"communication":[145,182,221],"system":[146,175,185,224],"between":[147,186,225],"two":[148,227],"domains:":[149],"Host":[151,158,188],"domain":[152,159,169],"Safe":[155,168,190,204],"domain.":[156,205],"features":[160],"CVA6":[162],"running":[164],"Linux,":[165],"while":[166],"houses":[170],"system.":[173],"During":[174],"characterization,":[176],"delays":[178],"introduced":[179,218],"by":[180,219],"synchronization":[184,223],"domains":[191],"were":[192],"measured,":[193],"along":[194],"with":[195],"operations":[200],"conducted":[201],"Results":[206],"demonstrate":[207],"effectiveness":[209],"HW/SW":[212],"integration,":[213],"compensating":[214],"overhead":[217],"domains.":[228],"makes":[230],"proposed":[232],"sustainable":[234],"various":[236],"application":[237],"cases":[238],"facilitates":[240],"cyber-physical":[246],"systems":[247],"based":[248],"open-hardware":[251]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}
