{"id":"https://openalex.org/W4385411936","doi":"https://doi.org/10.1109/smacd58065.2023.10192237","title":"Uniformity Adjustment of Delay-Based Physical Unclonable Function: Modeling and Analysis","display_name":"Uniformity Adjustment of Delay-Based Physical Unclonable Function: Modeling and Analysis","publication_year":2023,"publication_date":"2023-07-03","ids":{"openalex":"https://openalex.org/W4385411936","doi":"https://doi.org/10.1109/smacd58065.2023.10192237"},"language":"en","primary_location":{"id":"doi:10.1109/smacd58065.2023.10192237","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/smacd58065.2023.10192237","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 19th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076041280","display_name":"Hadis Takaloo","orcid":"https://orcid.org/0000-0002-5457-0231"},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Hadis Takaloo","raw_affiliation_strings":["University of Windsor,Electrical and Computer Engineering Department,Windsor,Canada","Electrical and Computer Engineering Department, University of Windsor, Windsor, Canada"],"affiliations":[{"raw_affiliation_string":"University of Windsor,Electrical and Computer Engineering Department,Windsor,Canada","institution_ids":["https://openalex.org/I74413500"]},{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Windsor, Windsor, Canada","institution_ids":["https://openalex.org/I74413500"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035412745","display_name":"Majid Ahmadi","orcid":"https://orcid.org/0000-0001-5781-6754"},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Majid Ahmadi","raw_affiliation_strings":["University of Windsor,Electrical and Computer Engineering Department,Windsor,Canada","Electrical and Computer Engineering Department, University of Windsor, Windsor, Canada"],"affiliations":[{"raw_affiliation_string":"University of Windsor,Electrical and Computer Engineering Department,Windsor,Canada","institution_ids":["https://openalex.org/I74413500"]},{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Windsor, Windsor, Canada","institution_ids":["https://openalex.org/I74413500"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100833525","display_name":"Arash Ahmadi","orcid":"https://orcid.org/0000-0001-5094-5967"},"institutions":[{"id":"https://openalex.org/I67031392","display_name":"Carleton University","ror":"https://ror.org/02qtvee93","country_code":"CA","type":"education","lineage":["https://openalex.org/I67031392"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Arash Ahmadi","raw_affiliation_strings":["Carleton University,Electronic Department,Ottawa,Canada","Electronic Department, Carleton University, Ottawa, Canada"],"affiliations":[{"raw_affiliation_string":"Carleton University,Electronic Department,Ottawa,Canada","institution_ids":["https://openalex.org/I67031392"]},{"raw_affiliation_string":"Electronic Department, Carleton University, Ottawa, Canada","institution_ids":["https://openalex.org/I67031392"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5076041280"],"corresponding_institution_ids":["https://openalex.org/I74413500"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09437814,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9850000143051147,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9764000177383423,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/physical-unclonable-function","display_name":"Physical unclonable function","score":0.9124090671539307},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6939679384231567},{"id":"https://openalex.org/keywords/entropy","display_name":"Entropy (arrow of time)","score":0.5864883661270142},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4995441436767578},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48560065031051636},{"id":"https://openalex.org/keywords/point","display_name":"Point (geometry)","score":0.4557584822177887},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4253968298435211},{"id":"https://openalex.org/keywords/hardware-security-module","display_name":"Hardware security module","score":0.4153248965740204},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.38966628909111023},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37045446038246155},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19375520944595337},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18857398629188538},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11714604496955872}],"concepts":[{"id":"https://openalex.org/C8643368","wikidata":"https://www.wikidata.org/wiki/Q4046262","display_name":"Physical unclonable function","level":3,"score":0.9124090671539307},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6939679384231567},{"id":"https://openalex.org/C106301342","wikidata":"https://www.wikidata.org/wiki/Q4117933","display_name":"Entropy (arrow of time)","level":2,"score":0.5864883661270142},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4995441436767578},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48560065031051636},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.4557584822177887},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4253968298435211},{"id":"https://openalex.org/C39217717","wikidata":"https://www.wikidata.org/wiki/Q1432354","display_name":"Hardware security module","level":3,"score":0.4153248965740204},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.38966628909111023},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37045446038246155},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19375520944595337},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18857398629188538},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11714604496955872},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/smacd58065.2023.10192237","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/smacd58065.2023.10192237","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 19th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","score":0.47999998927116394,"id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1977314849","https://openalex.org/W2093439000","https://openalex.org/W2113322447","https://openalex.org/W2510046743","https://openalex.org/W2735515120","https://openalex.org/W2752832485","https://openalex.org/W2971718024","https://openalex.org/W3034069488","https://openalex.org/W3091882551","https://openalex.org/W3127381774","https://openalex.org/W4254435766"],"related_works":["https://openalex.org/W4292862360","https://openalex.org/W3094096662","https://openalex.org/W3083074270","https://openalex.org/W2896245892","https://openalex.org/W2910831494","https://openalex.org/W3081452067","https://openalex.org/W4386278306","https://openalex.org/W2325849214","https://openalex.org/W3201860997","https://openalex.org/W2367771963"],"abstract_inverted_index":{"We":[0],"discuss":[1],"a":[2,12,31,61],"theoretical":[3,58],"model":[4,41],"to":[5,44],"evaluate":[6],"the":[7,38,46,57,67],"source":[8],"of":[9,15],"entropy":[10],"from":[11],"mathematical":[13,68],"point":[14],"view":[16],"targeting":[17],"optimized":[18],"intrinsic":[19],"security":[20,77],"mechanisms":[21,78],"implemented":[22],"by":[23,60],"Physical":[24],"Unclonable":[25],"Functions":[26],"(PUFs).":[27],"The":[28,54],"results":[29],"develop":[30],"profitable":[32],"design":[33],"tool":[34],"that":[35],"can":[36],"address":[37],"most":[39],"crucial":[40],"parameters":[42],"suitable":[43],"adjust":[45],"system":[47],"uniformity":[48],"without":[49],"imposing":[50],"additional":[51],"electronic":[52],"gates.":[53],"study":[55],"pursues":[56],"approach":[59],"low-complexity":[62],"CMOS":[63],"circuit":[64],"solution":[65],"implementing":[66,76],"models":[69],"aiming":[70],"at":[71],"proposing":[72],"methodical":[73],"approaches":[74],"for":[75],"embedded":[79],"in":[80],"hardware.":[81]},"counts_by_year":[],"updated_date":"2025-12-24T23:09:58.560324","created_date":"2025-10-10T00:00:00"}
