{"id":"https://openalex.org/W4385411943","doi":"https://doi.org/10.1109/smacd58065.2023.10192217","title":"Shut Off! \u2013 Hybrid BICMOS Logic for Power-Efficient High Speed Circuits","display_name":"Shut Off! \u2013 Hybrid BICMOS Logic for Power-Efficient High Speed Circuits","publication_year":2023,"publication_date":"2023-07-03","ids":{"openalex":"https://openalex.org/W4385411943","doi":"https://doi.org/10.1109/smacd58065.2023.10192217"},"language":"en","primary_location":{"id":"doi:10.1109/smacd58065.2023.10192217","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/smacd58065.2023.10192217","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 19th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085304663","display_name":"Christoph Wagner","orcid":"https://orcid.org/0000-0002-6696-5134"},"institutions":[{"id":"https://openalex.org/I119449181","display_name":"Technische Universit\u00e4t Ilmenau","ror":"https://ror.org/01weqhp73","country_code":"DE","type":"education","lineage":["https://openalex.org/I119449181"]},{"id":"https://openalex.org/I202367325","display_name":"Oldenburger Institut f\u00fcr Informatik","ror":"https://ror.org/003sav189","country_code":"DE","type":"facility","lineage":["https://openalex.org/I202367325"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Christoph W. Wagner","raw_affiliation_strings":["Institute for Information Technology,Technische Universität Ilmenau,Ilmenau,Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Information Technology,Technische Universität Ilmenau,Ilmenau,Germany","institution_ids":["https://openalex.org/I119449181","https://openalex.org/I202367325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019589869","display_name":"Niklas Br\u00e4unlich","orcid":"https://orcid.org/0000-0001-8435-3564"},"institutions":[{"id":"https://openalex.org/I202367325","display_name":"Oldenburger Institut f\u00fcr Informatik","ror":"https://ror.org/003sav189","country_code":"DE","type":"facility","lineage":["https://openalex.org/I202367325"]},{"id":"https://openalex.org/I119449181","display_name":"Technische Universit\u00e4t Ilmenau","ror":"https://ror.org/01weqhp73","country_code":"DE","type":"education","lineage":["https://openalex.org/I119449181"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Niklas Br\u00e4unlich","raw_affiliation_strings":["Institute for Information Technology,Technische Universität Ilmenau,Ilmenau,Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Information Technology,Technische Universität Ilmenau,Ilmenau,Germany","institution_ids":["https://openalex.org/I119449181","https://openalex.org/I202367325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053861354","display_name":"Kevin E. Drenkhahn","orcid":"https://orcid.org/0000-0002-6322-8681"},"institutions":[{"id":"https://openalex.org/I4210124274","display_name":"Fraunhofer Institute for Integrated Circuits","ror":"https://ror.org/024ape423","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210124274","https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Kevin E. Drenkhahn","raw_affiliation_strings":["Fraunhofer Institute for Integrated Circuits IIS,Fraunhofer IIS,Ilmenau,Germany","Fraunhofer IIS, Fraunhofer Institute for Integrated Circuits IIS, Ilmenau, Germany"],"affiliations":[{"raw_affiliation_string":"Fraunhofer Institute for Integrated Circuits IIS,Fraunhofer IIS,Ilmenau,Germany","institution_ids":["https://openalex.org/I4210124274"]},{"raw_affiliation_string":"Fraunhofer IIS, Fraunhofer Institute for Integrated Circuits IIS, Ilmenau, Germany","institution_ids":["https://openalex.org/I4210124274"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102897374","display_name":"Georg Gl\u00e4ser","orcid":"https://orcid.org/0000-0002-7923-0284"},"institutions":[{"id":"https://openalex.org/I4210145956","display_name":"Institut f\u00fcr Mikroelektronik- und Mechatronik-Systeme","ror":"https://ror.org/0445d9h15","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210145956"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Georg Gl\u00e4ser","raw_affiliation_strings":["IMMS Institut für Mikroelektronik- und Mechatronik-Systeme gemeinnützige GmbH (IMMS GmbH),Ilmenau,Germany"],"affiliations":[{"raw_affiliation_string":"IMMS Institut für Mikroelektronik- und Mechatronik-Systeme gemeinnützige GmbH (IMMS GmbH),Ilmenau,Germany","institution_ids":["https://openalex.org/I4210145956"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5085304663"],"corresponding_institution_ids":["https://openalex.org/I119449181","https://openalex.org/I202367325"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09487921,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"ch 4","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.772793173789978},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6327365636825562},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5762643814086914},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5642764568328857},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.5541372895240784},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.521515429019928},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.511875331401825},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5092126131057739},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.45918840169906616},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4470599591732025},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.4376488924026489},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.43270495533943176},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4284954071044922},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.42075252532958984},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.37181663513183594},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3185420632362366},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.3060559034347534},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.2647209167480469},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.12018075585365295},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10277575254440308},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08093717694282532}],"concepts":[{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.772793173789978},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6327365636825562},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5762643814086914},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5642764568328857},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.5541372895240784},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.521515429019928},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.511875331401825},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5092126131057739},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.45918840169906616},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4470599591732025},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.4376488924026489},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.43270495533943176},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4284954071044922},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.42075252532958984},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.37181663513183594},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3185420632362366},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3060559034347534},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.2647209167480469},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.12018075585365295},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10277575254440308},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08093717694282532},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/smacd58065.2023.10192217","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/smacd58065.2023.10192217","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 19th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"},{"id":"pmh:oai:publica.fraunhofer.de:publica/469680","is_oa":false,"landing_page_url":"https://publica.fraunhofer.de/handle/publica/469680","pdf_url":null,"source":{"id":"https://openalex.org/S4306400318","display_name":"Fraunhofer-Publica (Fraunhofer-Gesellschaft)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4923324","host_organization_name":"Fraunhofer-Gesellschaft","host_organization_lineage":["https://openalex.org/I4923324"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference paper"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.800000011920929}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2089509357","https://openalex.org/W2900351547","https://openalex.org/W3114142698","https://openalex.org/W3205904615","https://openalex.org/W4206439492","https://openalex.org/W6802237631","https://openalex.org/W6963764692"],"related_works":["https://openalex.org/W2082591327","https://openalex.org/W2108396794","https://openalex.org/W2171566066","https://openalex.org/W1593138522","https://openalex.org/W127821896","https://openalex.org/W2152533674","https://openalex.org/W2166506797","https://openalex.org/W2985303806","https://openalex.org/W3080459857","https://openalex.org/W2006855068"],"abstract_inverted_index":{"Power":[0],"efficiency":[1],"is":[2,105],"crucial,":[3],"especially":[4],"in":[5,90,113],"high-speed":[6,84],"systems,":[7],"where":[8],"conventional":[9],"approaches":[10],"like":[11],"clock":[12],"gating":[13],"cannot":[14],"be":[15],"employed":[16],"readily.":[17],"Special":[18],"logic":[19,56,72,76],"families,":[20],"such":[21],"as":[22,110],"Positive":[23],"Emitter-Coupled":[24],"Logic":[25],"(PECL),":[26],"push":[27],"the":[28,36,66,95,98,127,139,151],"technological":[29],"frontier,":[30],"promising":[31],"even":[32,40],"more":[33,41],"speed":[34],"at":[35,65,130],"expense":[37],"of":[38,50,68,97,126,145],"an":[39],"strained":[42],"power":[43],"budget.":[44],"We":[45,118],"propose":[46],"a":[47,63,83,91,143],"novel":[48],"hybrid":[49],"PECL":[51],"and":[52,71,124,154],"Complementary":[53],"Metal-Oxide-Semiconductor":[54],"(CMOS)":[55],"to":[57,147],"introduce":[58],"Function":[59],"Shut-off":[60],"(FSO),":[61],"realizing":[62],"shut-off":[64],"level":[67],"functional":[69],"blocks":[70],"primitives":[73],"inside":[74],"complex":[75],"cells.":[77],"Using":[78],"this":[79,134],"approach,":[80],"we":[81],"realize":[82],"Linear":[85],"Feedback":[86],"Shift":[87],"Register":[88],"(LFSR)":[89],"SiGe":[92],"technology,":[93],"extending":[94],"State":[96],"Art":[99],"(SOTA)":[100],"by":[101,142,158],"adding":[102],"reconfigurability,":[103],"which":[104],"required":[106],"for":[107],"its":[108],"use":[109],"sequence":[111],"generator":[112],"Compressed":[114],"Sensing":[115],"(CS)":[116],"applications.":[117],"present":[119],"measurements":[120],"showing":[121],"successful":[122],"fabrication":[123],"performance":[125],"packaged":[128],"die":[129],"20.4":[131],"GHz.":[132],"In":[133],"LFSR,":[135],"employing":[136],"FSO":[137],"reduces":[138,155],"supply":[140],"current":[141],"factor":[144],"up":[146],"four":[148],"(depending":[149],"on":[150],"chosen":[152],"configuration)":[153],"active":[156],"area":[157],"17%.":[159]},"counts_by_year":[],"updated_date":"2025-12-24T23:09:58.560324","created_date":"2025-10-10T00:00:00"}