{"id":"https://openalex.org/W4385411978","doi":"https://doi.org/10.1109/smacd58065.2023.10192139","title":"Multiprogram tools for FPGA boards with single identifier on Windows","display_name":"Multiprogram tools for FPGA boards with single identifier on Windows","publication_year":2023,"publication_date":"2023-07-03","ids":{"openalex":"https://openalex.org/W4385411978","doi":"https://doi.org/10.1109/smacd58065.2023.10192139"},"language":"en","primary_location":{"id":"doi:10.1109/smacd58065.2023.10192139","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/smacd58065.2023.10192139","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 19th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5092779817","display_name":"Abel Naya-Forcano","orcid":null},"institutions":[{"id":"https://openalex.org/I255234318","display_name":"Universidad de Zaragoza","ror":"https://ror.org/012a91z28","country_code":"ES","type":"education","lineage":["https://openalex.org/I255234318"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"A. Naya-Forcano","raw_affiliation_strings":["Universidad de Zaragoza,Group of Electronic Design,Zaragoza,Spain","Group of Electronic Design, Universidad de Zaragoza, Zaragoza, Spain"],"affiliations":[{"raw_affiliation_string":"Universidad de Zaragoza,Group of Electronic Design,Zaragoza,Spain","institution_ids":["https://openalex.org/I255234318"]},{"raw_affiliation_string":"Group of Electronic Design, Universidad de Zaragoza, Zaragoza, Spain","institution_ids":["https://openalex.org/I255234318"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024907644","display_name":"Miguel Garcia-Bosque","orcid":"https://orcid.org/0000-0001-8648-6248"},"institutions":[{"id":"https://openalex.org/I255234318","display_name":"Universidad de Zaragoza","ror":"https://ror.org/012a91z28","country_code":"ES","type":"education","lineage":["https://openalex.org/I255234318"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"M. Garcia-Bosque","raw_affiliation_strings":["Universidad de Zaragoza,Group of Electronic Design,Zaragoza,Spain","Group of Electronic Design, Universidad de Zaragoza, Zaragoza, Spain"],"affiliations":[{"raw_affiliation_string":"Universidad de Zaragoza,Group of Electronic Design,Zaragoza,Spain","institution_ids":["https://openalex.org/I255234318"]},{"raw_affiliation_string":"Group of Electronic Design, Universidad de Zaragoza, Zaragoza, Spain","institution_ids":["https://openalex.org/I255234318"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077570184","display_name":"Guillermo D\u00edez-Se\u00f1orans","orcid":"https://orcid.org/0000-0001-9131-0861"},"institutions":[{"id":"https://openalex.org/I255234318","display_name":"Universidad de Zaragoza","ror":"https://ror.org/012a91z28","country_code":"ES","type":"education","lineage":["https://openalex.org/I255234318"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"G. D\u00edez-Se\u00f1orans","raw_affiliation_strings":["Universidad de Zaragoza,Group of Electronic Design,Zaragoza,Spain","Group of Electronic Design, Universidad de Zaragoza, Zaragoza, Spain"],"affiliations":[{"raw_affiliation_string":"Universidad de Zaragoza,Group of Electronic Design,Zaragoza,Spain","institution_ids":["https://openalex.org/I255234318"]},{"raw_affiliation_string":"Group of Electronic Design, Universidad de Zaragoza, Zaragoza, Spain","institution_ids":["https://openalex.org/I255234318"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075718351","display_name":"S. Celma","orcid":"https://orcid.org/0000-0003-0182-7723"},"institutions":[{"id":"https://openalex.org/I255234318","display_name":"Universidad de Zaragoza","ror":"https://ror.org/012a91z28","country_code":"ES","type":"education","lineage":["https://openalex.org/I255234318"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"S. Celma","raw_affiliation_strings":["Universidad de Zaragoza,Group of Electronic Design,Zaragoza,Spain","Group of Electronic Design, Universidad de Zaragoza, Zaragoza, Spain"],"affiliations":[{"raw_affiliation_string":"Universidad de Zaragoza,Group of Electronic Design,Zaragoza,Spain","institution_ids":["https://openalex.org/I255234318"]},{"raw_affiliation_string":"Group of Electronic Design, Universidad de Zaragoza, Zaragoza, Spain","institution_ids":["https://openalex.org/I255234318"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5092779817"],"corresponding_institution_ids":["https://openalex.org/I255234318"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09453518,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9932000041007996,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.984499990940094,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/identifier","display_name":"Identifier","score":0.8487576246261597},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8111874461174011},{"id":"https://openalex.org/keywords/scripting-language","display_name":"Scripting language","score":0.708113431930542},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6075562834739685},{"id":"https://openalex.org/keywords/unique-identifier","display_name":"Unique identifier","score":0.4287245273590088},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.4250187575817108},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39955857396125793},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3319541811943054},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.3269275426864624}],"concepts":[{"id":"https://openalex.org/C154504017","wikidata":"https://www.wikidata.org/wiki/Q853614","display_name":"Identifier","level":2,"score":0.8487576246261597},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8111874461174011},{"id":"https://openalex.org/C61423126","wikidata":"https://www.wikidata.org/wiki/Q187432","display_name":"Scripting language","level":2,"score":0.708113431930542},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6075562834739685},{"id":"https://openalex.org/C119839945","wikidata":"https://www.wikidata.org/wiki/Q6545185","display_name":"Unique identifier","level":3,"score":0.4287245273590088},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.4250187575817108},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39955857396125793},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3319541811943054},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.3269275426864624}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/smacd58065.2023.10192139","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/smacd58065.2023.10192139","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 19th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322930","display_name":"Ministerio de Ciencia e Innovaci\u00f3n","ror":"https://ror.org/034900433"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2025347051","https://openalex.org/W2037091439","https://openalex.org/W2294280833","https://openalex.org/W2344713524","https://openalex.org/W3011659799","https://openalex.org/W3082114130","https://openalex.org/W4248582436","https://openalex.org/W6656989156"],"related_works":["https://openalex.org/W2413568490","https://openalex.org/W1913624564","https://openalex.org/W3130054399","https://openalex.org/W4301062032","https://openalex.org/W2319837024","https://openalex.org/W2343500026","https://openalex.org/W2390627310","https://openalex.org/W2413664130","https://openalex.org/W2051731675","https://openalex.org/W2033159440"],"abstract_inverted_index":{"This":[0,22],"paper":[1],"explains":[2],"the":[3,18,25,50],"solution":[4],"and":[5,39,55],"tools":[6,31],"developed":[7],"to":[8],"allow":[9],"automated":[10],"programming":[11,30],"of":[12,52],"multiple":[13],"PYNQZ2":[14],"FPGA":[15],"boards":[16],"on":[17],"same":[19,26],"Windows":[20],"machine.":[21],"board":[23],"uses":[24],"internal":[27],"identifier,":[28],"so":[29],"such":[32],"as":[33],"Vivado":[34],"cannot":[35],"differentiate":[36],"between":[37],"them":[38],"only":[40],"reports":[41],"one.":[42],"Even":[43],"though":[44],"this":[45],"is":[46],"a":[47],"particular":[48],"problem,":[49],"use":[51],"different":[53],"scripts":[54],"methods":[56],"can":[57],"help":[58],"other":[59],"researchers":[60],"develop":[61],"their":[62],"own":[63],"solutions.":[64]},"counts_by_year":[],"updated_date":"2025-12-24T23:09:58.560324","created_date":"2025-10-10T00:00:00"}