{"id":"https://openalex.org/W4285047308","doi":"https://doi.org/10.1109/smacd55068.2022.9816344","title":"A Design Flow and EDA-Tool for an Automated Implementation of ASIC Configuration Interfaces","display_name":"A Design Flow and EDA-Tool for an Automated Implementation of ASIC Configuration Interfaces","publication_year":2022,"publication_date":"2022-06-12","ids":{"openalex":"https://openalex.org/W4285047308","doi":"https://doi.org/10.1109/smacd55068.2022.9816344"},"language":"en","primary_location":{"id":"doi:10.1109/smacd55068.2022.9816344","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd55068.2022.9816344","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 18th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049594173","display_name":"Johannes Bastl","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Johannes Bastl","raw_affiliation_strings":["RWTH Aachen University,Chair of Integrated Analog Circuits and RF Systems Laboratory,D-52074 Aachen,Germany","Chair of Integrated Analog Circuits and RF Systems Laboratory, RWTH Aachen University, D-52074 Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"RWTH Aachen University,Chair of Integrated Analog Circuits and RF Systems Laboratory,D-52074 Aachen,Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"Chair of Integrated Analog Circuits and RF Systems Laboratory, RWTH Aachen University, D-52074 Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040740925","display_name":"Zhihong Lei","orcid":"https://orcid.org/0000-0001-7846-3417"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Zhihong Lei","raw_affiliation_strings":["RWTH Aachen University,Chair of Integrated Analog Circuits and RF Systems Laboratory,D-52074 Aachen,Germany","Chair of Integrated Analog Circuits and RF Systems Laboratory, RWTH Aachen University, D-52074 Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"RWTH Aachen University,Chair of Integrated Analog Circuits and RF Systems Laboratory,D-52074 Aachen,Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"Chair of Integrated Analog Circuits and RF Systems Laboratory, RWTH Aachen University, D-52074 Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066227386","display_name":"Jonas Meier","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jonas Meier","raw_affiliation_strings":["RWTH Aachen University,Chair of Integrated Analog Circuits and RF Systems Laboratory,D-52074 Aachen,Germany","Chair of Integrated Analog Circuits and RF Systems Laboratory, RWTH Aachen University, D-52074 Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"RWTH Aachen University,Chair of Integrated Analog Circuits and RF Systems Laboratory,D-52074 Aachen,Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"Chair of Integrated Analog Circuits and RF Systems Laboratory, RWTH Aachen University, D-52074 Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033528054","display_name":"Ralf Wunderlich","orcid":"https://orcid.org/0000-0001-5841-6293"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ralf Wunderlich","raw_affiliation_strings":["RWTH Aachen University,Chair of Integrated Analog Circuits and RF Systems Laboratory,D-52074 Aachen,Germany","Chair of Integrated Analog Circuits and RF Systems Laboratory, RWTH Aachen University, D-52074 Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"RWTH Aachen University,Chair of Integrated Analog Circuits and RF Systems Laboratory,D-52074 Aachen,Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"Chair of Integrated Analog Circuits and RF Systems Laboratory, RWTH Aachen University, D-52074 Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039003474","display_name":"Stefan Heinen","orcid":"https://orcid.org/0009-0001-7568-8116"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Stefan Heinen","raw_affiliation_strings":["RWTH Aachen University,Chair of Integrated Analog Circuits and RF Systems Laboratory,D-52074 Aachen,Germany","Chair of Integrated Analog Circuits and RF Systems Laboratory, RWTH Aachen University, D-52074 Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"RWTH Aachen University,Chair of Integrated Analog Circuits and RF Systems Laboratory,D-52074 Aachen,Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"Chair of Integrated Analog Circuits and RF Systems Laboratory, RWTH Aachen University, D-52074 Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5049594173"],"corresponding_institution_ids":["https://openalex.org/I887968799"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.04583536,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7354502081871033},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.7271228432655334},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.7203465104103088},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.6109611392021179},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.5513021945953369},{"id":"https://openalex.org/keywords/criticality","display_name":"Criticality","score":0.5252432823181152},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5141596794128418},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5115362405776978},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.4540936350822449},{"id":"https://openalex.org/keywords/data-flow-analysis","display_name":"Data-flow analysis","score":0.45341289043426514},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4488997459411621},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.43097227811813354},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42619144916534424},{"id":"https://openalex.org/keywords/feature","display_name":"Feature (linguistics)","score":0.41418737173080444},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3958357572555542},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35335326194763184},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.20704731345176697},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16791650652885437},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1449108123779297},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.12123778462409973}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7354502081871033},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.7271228432655334},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.7203465104103088},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.6109611392021179},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.5513021945953369},{"id":"https://openalex.org/C125611927","wikidata":"https://www.wikidata.org/wiki/Q17008131","display_name":"Criticality","level":2,"score":0.5252432823181152},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5141596794128418},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5115362405776978},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.4540936350822449},{"id":"https://openalex.org/C88468194","wikidata":"https://www.wikidata.org/wiki/Q1172416","display_name":"Data-flow analysis","level":3,"score":0.45341289043426514},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4488997459411621},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.43097227811813354},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42619144916534424},{"id":"https://openalex.org/C2776401178","wikidata":"https://www.wikidata.org/wiki/Q12050496","display_name":"Feature (linguistics)","level":2,"score":0.41418737173080444},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3958357572555542},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35335326194763184},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.20704731345176697},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16791650652885437},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1449108123779297},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.12123778462409973},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C185544564","wikidata":"https://www.wikidata.org/wiki/Q81197","display_name":"Nuclear physics","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/smacd55068.2022.9816344","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd55068.2022.9816344","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 18th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5099999904632568}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1967004917","https://openalex.org/W1985115778","https://openalex.org/W2270404186","https://openalex.org/W2535719568","https://openalex.org/W2769815858","https://openalex.org/W3116477446"],"related_works":["https://openalex.org/W4253195573","https://openalex.org/W2020934033","https://openalex.org/W2051886008","https://openalex.org/W2535520145","https://openalex.org/W1716153929","https://openalex.org/W2743305891","https://openalex.org/W3011978806","https://openalex.org/W4247760676","https://openalex.org/W3205162826","https://openalex.org/W2610167993"],"abstract_inverted_index":{"The":[0],"growing":[1],"complexity":[2],"of":[3,11,28,55,64],"integrated":[4],"circuits":[5],"results":[6],"in":[7],"an":[8,56,61],"increasing":[9],"importance":[10],"configuration":[12,30,78],"capabilities.":[13],"Due":[14],"to":[15,45],"the":[16,19,29,53,70,73,77],"criticality":[17],"regarding":[18],"overall":[20],"tapeout":[21],"success,":[22],"a":[23,37,42],"fail-safe":[24],"and":[25],"error-free":[26],"implementation":[27,59,74],"interface":[31,79],"is":[32,52,80],"indispensable.":[33],"This":[34],"paper":[35],"presents":[36],"design":[38],"flow":[39],"together":[40],"with":[41],"developed":[43],"EDA-tool":[44],"satisfy":[46],"this":[47],"reliability":[48],"demand.":[49],"Key":[50],"feature":[51],"replacement":[54],"error-prone":[57],"manual":[58],"by":[60],"automated":[62],"generation":[63],"pre-verified":[65],"HDL":[66],"source":[67],"code.":[68],"At":[69],"same":[71],"time,":[72],"effort":[75],"for":[76],"significantly":[81],"reduced.":[82]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}