{"id":"https://openalex.org/W4285047305","doi":"https://doi.org/10.1109/smacd55068.2022.9816336","title":"Expert Design Plan: A Toolbox for Procedural Automation of Analog Integrated Circuit Design","display_name":"Expert Design Plan: A Toolbox for Procedural Automation of Analog Integrated Circuit Design","publication_year":2022,"publication_date":"2022-06-12","ids":{"openalex":"https://openalex.org/W4285047305","doi":"https://doi.org/10.1109/smacd55068.2022.9816336"},"language":"en","primary_location":{"id":"doi:10.1109/smacd55068.2022.9816336","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd55068.2022.9816336","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 18th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014061782","display_name":"Matthias Schweikardt","orcid":null},"institutions":[{"id":"https://openalex.org/I57589565","display_name":"Reutlingen University","ror":"https://ror.org/00q644y50","country_code":"DE","type":"education","lineage":["https://openalex.org/I57589565"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Matthias Schweikardt","raw_affiliation_strings":["Reutlingen University,Electronics & Drives,Reutlingen,Germany","Electronics &amp"],"affiliations":[{"raw_affiliation_string":"Reutlingen University,Electronics & Drives,Reutlingen,Germany","institution_ids":["https://openalex.org/I57589565"]},{"raw_affiliation_string":"Electronics &amp","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068481936","display_name":"J\u00fcrgen Scheible","orcid":"https://orcid.org/0000-0003-1565-3437"},"institutions":[{"id":"https://openalex.org/I57589565","display_name":"Reutlingen University","ror":"https://ror.org/00q644y50","country_code":"DE","type":"education","lineage":["https://openalex.org/I57589565"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Juergen Scheible","raw_affiliation_strings":["Reutlingen University,Electronics & Drives,Reutlingen,Germany","Electronics &amp"],"affiliations":[{"raw_affiliation_string":"Reutlingen University,Electronics & Drives,Reutlingen,Germany","institution_ids":["https://openalex.org/I57589565"]},{"raw_affiliation_string":"Electronics &amp","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5014061782"],"corresponding_institution_ids":["https://openalex.org/I57589565"],"apc_list":null,"apc_paid":null,"fwci":1.189,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.77437206,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/toolbox","display_name":"Toolbox","score":0.8847619295120239},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7529112100601196},{"id":"https://openalex.org/keywords/executable","display_name":"Executable","score":0.7074761390686035},{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.6425248980522156},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.602203905582428},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.5998541712760925},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.44783899188041687},{"id":"https://openalex.org/keywords/field-programmable-analog-array","display_name":"Field-programmable analog array","score":0.4132384955883026},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3901347517967224},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3302106261253357},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.26584234833717346},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2605939507484436},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.2247104048728943},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18869876861572266},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1822279989719391},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.1484009325504303},{"id":"https://openalex.org/keywords/analog-multiplier","display_name":"Analog multiplier","score":0.14577117562294006}],"concepts":[{"id":"https://openalex.org/C2777655017","wikidata":"https://www.wikidata.org/wiki/Q1501161","display_name":"Toolbox","level":2,"score":0.8847619295120239},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7529112100601196},{"id":"https://openalex.org/C160145156","wikidata":"https://www.wikidata.org/wiki/Q778586","display_name":"Executable","level":2,"score":0.7074761390686035},{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.6425248980522156},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.602203905582428},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.5998541712760925},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.44783899188041687},{"id":"https://openalex.org/C149128552","wikidata":"https://www.wikidata.org/wiki/Q380201","display_name":"Field-programmable analog array","level":5,"score":0.4132384955883026},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3901347517967224},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3302106261253357},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.26584234833717346},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2605939507484436},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.2247104048728943},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18869876861572266},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1822279989719391},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.1484009325504303},{"id":"https://openalex.org/C98142538","wikidata":"https://www.wikidata.org/wiki/Q485005","display_name":"Analog multiplier","level":4,"score":0.14577117562294006}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/smacd55068.2022.9816336","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd55068.2022.9816336","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 18th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"},{"id":"pmh:oai:opus.reutlingen-university.de:3805","is_oa":false,"landing_page_url":"https://publikationen.reutlingen-university.de/frontdoor/index/index/docId/3805","pdf_url":null,"source":{"id":"https://openalex.org/S4306400499","display_name":"Reutlingen University Academic Bibliography (Reutlingen University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I57589565","host_organization_name":"Reutlingen University","host_organization_lineage":["https://openalex.org/I57589565"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"doc-type:conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321408","display_name":"Ministry of Education","ror":"https://ror.org/01p262204"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1536945048","https://openalex.org/W2111666518","https://openalex.org/W2121456807","https://openalex.org/W2156152281","https://openalex.org/W2505156150","https://openalex.org/W2758603753","https://openalex.org/W2965587155","https://openalex.org/W4232735308","https://openalex.org/W6766507523","https://openalex.org/W7052057507","https://openalex.org/W7066850514"],"related_works":["https://openalex.org/W3011978806","https://openalex.org/W3204573923","https://openalex.org/W3207169898","https://openalex.org/W2743305891","https://openalex.org/W4385309418","https://openalex.org/W2148271369","https://openalex.org/W2331259470","https://openalex.org/W3198354237","https://openalex.org/W2019954703","https://openalex.org/W3205162826"],"abstract_inverted_index":{"This":[0,49],"paper":[1],"presents":[2],"a":[3],"toolbox":[4,15,72],"in":[5,45,75,90],"Matlab/Octave":[6],"for":[7,35],"procedural":[8],"design":[9,36,43,68,78],"of":[10,63],"analog":[11,22,66],"integrated":[12,30,74],"circuits.":[13],"The":[14,71],"contains":[16],"all":[17],"native":[18],"functions":[19,34],"required":[20],"by":[21],"designers":[23],"(namely,":[24],"schematic-generation,":[25],"simulation":[26],"setup":[27],"and":[28,33],"execution,":[29],"look-up":[31],"tables":[32],"space":[37],"exploration)":[38],"to":[39],"capture":[40],"an":[41,46,55,65,76],"entire":[42],"strategy":[44],"executable":[47],"script.":[48],"script":[50],"-":[51,60],"which":[52],"we":[53],"call":[54],"Expert":[56],"Design":[57],"Plan":[58],"(EDP)":[59],"is":[61,73,85],"capable":[62],"executing":[64],"circuit":[67,84],"fully":[69],"automatically.":[70],"existing":[77],"flow.":[79],"A":[80],"bandgap":[81],"reference":[82],"voltage":[83],"designed":[86],"with":[87],"this":[88],"tool":[89],"less":[91],"than":[92],"15":[93],"min.":[94]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}