{"id":"https://openalex.org/W4285047322","doi":"https://doi.org/10.1109/smacd55068.2022.9816280","title":"A Multi-level Analog IC Design Flow for Fast Performance Estimation Using Template-based Layout Generators and Structural Models","display_name":"A Multi-level Analog IC Design Flow for Fast Performance Estimation Using Template-based Layout Generators and Structural Models","publication_year":2022,"publication_date":"2022-06-12","ids":{"openalex":"https://openalex.org/W4285047322","doi":"https://doi.org/10.1109/smacd55068.2022.9816280"},"language":"en","primary_location":{"id":"doi:10.1109/smacd55068.2022.9816280","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd55068.2022.9816280","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 18th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://publica.fraunhofer.de/handle/publica/419263","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026535134","display_name":"Benjamin Prautsch","orcid":"https://orcid.org/0000-0002-1051-6209"},"institutions":[{"id":"https://openalex.org/I4210095661","display_name":"Fraunhofer Institute for Integrated Circuits IIS, Division Engineering of Adaptive Systems EAS","ror":"https://ror.org/00s5yp124","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210095661","https://openalex.org/I4210124274","https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Benjamin Prautsch","raw_affiliation_strings":["Institute for Integrated Circuits,Division Engineering of Adaptive Systems,Fraunhofer IIS/EAS,Dresden,Germany","Fraunhofer IIS/EAS, Division Engineering of Adaptive Systems, Institute for Integrated Circuits, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Integrated Circuits,Division Engineering of Adaptive Systems,Fraunhofer IIS/EAS,Dresden,Germany","institution_ids":["https://openalex.org/I4210095661"]},{"raw_affiliation_string":"Fraunhofer IIS/EAS, Division Engineering of Adaptive Systems, Institute for Integrated Circuits, Dresden, Germany","institution_ids":["https://openalex.org/I4210095661"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073465304","display_name":"Thomas Markwirth","orcid":null},"institutions":[{"id":"https://openalex.org/I4210095661","display_name":"Fraunhofer Institute for Integrated Circuits IIS, Division Engineering of Adaptive Systems EAS","ror":"https://ror.org/00s5yp124","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210095661","https://openalex.org/I4210124274","https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Thomas Markwirth","raw_affiliation_strings":["Institute for Integrated Circuits,Division Engineering of Adaptive Systems,Fraunhofer IIS/EAS,Dresden,Germany","Fraunhofer IIS/EAS, Division Engineering of Adaptive Systems, Institute for Integrated Circuits, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Integrated Circuits,Division Engineering of Adaptive Systems,Fraunhofer IIS/EAS,Dresden,Germany","institution_ids":["https://openalex.org/I4210095661"]},{"raw_affiliation_string":"Fraunhofer IIS/EAS, Division Engineering of Adaptive Systems, Institute for Integrated Circuits, Dresden, Germany","institution_ids":["https://openalex.org/I4210095661"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003025951","display_name":"F. Schenkel","orcid":null},"institutions":[{"id":"https://openalex.org/I4210116354","display_name":"MunEDA (Germany)","ror":"https://ror.org/027pe7w88","country_code":"DE","type":"company","lineage":["https://openalex.org/I4210116354"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Frank Schenkel","raw_affiliation_strings":["MunEDA GmbH,München,Germany","nchen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"MunEDA GmbH,München,Germany","institution_ids":["https://openalex.org/I4210116354"]},{"raw_affiliation_string":"nchen, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069305090","display_name":"Reimund Wittmann","orcid":null},"institutions":[{"id":"https://openalex.org/I4210150649","display_name":"Institute for Mobile and Satellite Communication Technology","ror":"https://ror.org/04xbrv698","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210150649"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Reimund Wittmann","raw_affiliation_strings":["IMST GmbH,Kamp-Lintfort,Germany","IMST GmbH, Kamp-Lintfort, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IMST GmbH,Kamp-Lintfort,Germany","institution_ids":["https://openalex.org/I4210150649"]},{"raw_affiliation_string":"IMST GmbH, Kamp-Lintfort, Germany","institution_ids":["https://openalex.org/I4210150649"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081411528","display_name":"Uwe Eichler","orcid":"https://orcid.org/0000-0003-2869-8570"},"institutions":[{"id":"https://openalex.org/I4210095661","display_name":"Fraunhofer Institute for Integrated Circuits IIS, Division Engineering of Adaptive Systems EAS","ror":"https://ror.org/00s5yp124","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210095661","https://openalex.org/I4210124274","https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Uwe Eichler","raw_affiliation_strings":["Institute for Integrated Circuits,Division Engineering of Adaptive Systems,Fraunhofer IIS/EAS,Dresden,Germany","Fraunhofer IIS/EAS, Division Engineering of Adaptive Systems, Institute for Integrated Circuits, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Integrated Circuits,Division Engineering of Adaptive Systems,Fraunhofer IIS/EAS,Dresden,Germany","institution_ids":["https://openalex.org/I4210095661"]},{"raw_affiliation_string":"Fraunhofer IIS/EAS, Division Engineering of Adaptive Systems, Institute for Integrated Circuits, Dresden, Germany","institution_ids":["https://openalex.org/I4210095661"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070654831","display_name":"Jens Lienig","orcid":"https://orcid.org/0000-0002-2140-4587"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jens Lienig","raw_affiliation_strings":["Dresden University of Technology,Dresden,Germany","Dresden University of Technology, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dresden University of Technology,Dresden,Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Dresden University of Technology, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.0652,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.85877283,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.834388256072998},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7596876621246338},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.7332707643508911},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6028087139129639},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5914192795753479},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.467239648103714},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4634629786014557},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34748587012290955},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3107703924179077},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2773382067680359},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11000850796699524}],"concepts":[{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.834388256072998},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7596876621246338},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.7332707643508911},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6028087139129639},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5914192795753479},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.467239648103714},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4634629786014557},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34748587012290955},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3107703924179077},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2773382067680359},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11000850796699524},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/smacd55068.2022.9816280","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd55068.2022.9816280","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 18th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"},{"id":"pmh:oai:publica.fraunhofer.de:publica/419263","is_oa":true,"landing_page_url":"https://publica.fraunhofer.de/handle/publica/419263","pdf_url":null,"source":{"id":"https://openalex.org/S4306400318","display_name":"Fraunhofer-Publica (Fraunhofer-Gesellschaft)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4923324","host_organization_name":"Fraunhofer-Gesellschaft","host_organization_lineage":["https://openalex.org/I4923324"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference paper"}],"best_oa_location":{"id":"pmh:oai:publica.fraunhofer.de:publica/419263","is_oa":true,"landing_page_url":"https://publica.fraunhofer.de/handle/publica/419263","pdf_url":null,"source":{"id":"https://openalex.org/S4306400318","display_name":"Fraunhofer-Publica (Fraunhofer-Gesellschaft)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4923324","host_organization_name":"Fraunhofer-Gesellschaft","host_organization_lineage":["https://openalex.org/I4923324"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference paper"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8700000047683716,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320311649","display_name":"Ministry of Education","ror":"https://ror.org/036nq5137"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W2007278173","https://openalex.org/W2103937095","https://openalex.org/W2111776955","https://openalex.org/W2130417138","https://openalex.org/W2140823559","https://openalex.org/W2150194401","https://openalex.org/W2368587440","https://openalex.org/W2503562753","https://openalex.org/W2527002018","https://openalex.org/W2886157646","https://openalex.org/W3118338221","https://openalex.org/W4245715531","https://openalex.org/W6723654473","https://openalex.org/W6740987064","https://openalex.org/W6751757637","https://openalex.org/W6945452504","https://openalex.org/W7047537340"],"related_works":["https://openalex.org/W2379408401","https://openalex.org/W1996778651","https://openalex.org/W47369351","https://openalex.org/W1603163876","https://openalex.org/W3151664512","https://openalex.org/W2164354632","https://openalex.org/W2079291856","https://openalex.org/W2138506581","https://openalex.org/W2133642747","https://openalex.org/W2975035977"],"abstract_inverted_index":{"Analog":[0],"IC":[1],"design":[2,16],"is":[3,11,24],"a":[4,76,85,91,104,113],"very":[5],"challenging":[6],"task":[7],"as":[8,44],"essential":[9],"information":[10],"missing":[12],"in":[13,40,103,116],"the":[14,19,63,120],"early":[15,54],"stages.":[17],"Because":[18],"simulation":[20],"of":[21,65,84,93,112],"larger":[22],"designs":[23],"exceedingly":[25],"computationally":[26],"expensive":[27],"at":[28],"lower":[29],"abstraction":[30],"levels,":[31],"conservative":[32],"assumptions":[33],"are":[34],"usually":[35],"applied":[36],"which":[37],"often":[38],"result":[39],"suboptimal":[41],"performances":[42],"such":[43],"area":[45],"and":[46,57,108],"power":[47],"consumption.":[48],"In":[49],"order":[50,117],"to":[51,118],"enable":[52],"both":[53],"performance":[55,82],"estimates":[56,83],"fast":[58],"iteration":[59],"cycles,":[60],"we":[61,78,106],"combined":[62],"estimation":[64,102],"parasitics":[66],"from":[67],"template-based":[68],"layout":[69],"generators":[70],"with":[71],"SystemC-based":[72],"parameterizable":[73],"modelling.":[74],"As":[75],"result,":[77],"can":[79],"compute":[80],"layout-aware":[81],"configurable":[86],"capacitive":[87],"pipeline":[88],"ADC":[89],"within":[90],"runtime":[92],"only":[94],"about":[95],"one":[96],"minute":[97],"per":[98],"iteration.":[99],"Using":[100],"this":[101],"loop,":[105],"analyzed":[107],"optimized":[109],"substantial":[110],"parameters":[111],"capacitor":[114],"array":[115],"improve":[119],"ADC’s":[121],"performance.":[122]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3}],"updated_date":"2026-08-01T09:00:35.917206","created_date":"2025-10-10T00:00:00"}