{"id":"https://openalex.org/W4285032592","doi":"https://doi.org/10.1109/smacd55068.2022.9816218","title":"Manufacturing Variation Estimation of On Resistance in Power Semiconductors","display_name":"Manufacturing Variation Estimation of On Resistance in Power Semiconductors","publication_year":2022,"publication_date":"2022-06-12","ids":{"openalex":"https://openalex.org/W4285032592","doi":"https://doi.org/10.1109/smacd55068.2022.9816218"},"language":"en","primary_location":{"id":"doi:10.1109/smacd55068.2022.9816218","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd55068.2022.9816218","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 18th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110583743","display_name":"Georgian Nicolae","orcid":"https://orcid.org/0000-0001-7157-5387"},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]},{"id":"https://openalex.org/I61641377","display_name":"Universitatea Na\u021bional\u0103 de \u0218tiin\u021b\u0103 \u0219i Tehnologie Politehnica Bucure\u0219ti","ror":"https://ror.org/0558j5q12","country_code":"RO","type":"education","lineage":["https://openalex.org/I61641377"]}],"countries":["DE","RO"],"is_corresponding":true,"raw_author_name":"G. Nicolae","raw_affiliation_strings":["University Politehnica of Bucharest,Romania","University Politehnica of Bucharest, Romania","Infineon Technologies, Neubiberg, Germany"],"affiliations":[{"raw_affiliation_string":"University Politehnica of Bucharest,Romania","institution_ids":["https://openalex.org/I61641377"]},{"raw_affiliation_string":"University Politehnica of Bucharest, Romania","institution_ids":["https://openalex.org/I61641377"]},{"raw_affiliation_string":"Infineon Technologies, Neubiberg, Germany","institution_ids":["https://openalex.org/I137594350"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040778804","display_name":"Andi Buzo","orcid":"https://orcid.org/0000-0001-6545-5338"},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"A. Buzo","raw_affiliation_strings":["Infineon Technologies,Neubiberg,Germany","Infineon Technologies, Neubiberg, Germany"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies,Neubiberg,Germany","institution_ids":["https://openalex.org/I137594350"]},{"raw_affiliation_string":"Infineon Technologies, Neubiberg, Germany","institution_ids":["https://openalex.org/I137594350"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032257745","display_name":"Horia Cucu","orcid":"https://orcid.org/0000-0002-8711-3854"},"institutions":[{"id":"https://openalex.org/I61641377","display_name":"Universitatea Na\u021bional\u0103 de \u0218tiin\u021b\u0103 \u0219i Tehnologie Politehnica Bucure\u0219ti","ror":"https://ror.org/0558j5q12","country_code":"RO","type":"education","lineage":["https://openalex.org/I61641377"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"H. Cucu","raw_affiliation_strings":["University Politehnica of Bucharest,Romania","University Politehnica of Bucharest, Romania"],"affiliations":[{"raw_affiliation_string":"University Politehnica of Bucharest,Romania","institution_ids":["https://openalex.org/I61641377"]},{"raw_affiliation_string":"University Politehnica of Bucharest, Romania","institution_ids":["https://openalex.org/I61641377"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005992975","display_name":"Corneliu Burileanu","orcid":"https://orcid.org/0000-0003-1710-8010"},"institutions":[{"id":"https://openalex.org/I61641377","display_name":"Universitatea Na\u021bional\u0103 de \u0218tiin\u021b\u0103 \u0219i Tehnologie Politehnica Bucure\u0219ti","ror":"https://ror.org/0558j5q12","country_code":"RO","type":"education","lineage":["https://openalex.org/I61641377"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"C. Burileanu","raw_affiliation_strings":["University Politehnica of Bucharest,Romania","University Politehnica of Bucharest, Romania"],"affiliations":[{"raw_affiliation_string":"University Politehnica of Bucharest,Romania","institution_ids":["https://openalex.org/I61641377"]},{"raw_affiliation_string":"University Politehnica of Bucharest, Romania","institution_ids":["https://openalex.org/I61641377"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111705860","display_name":"Georg Pelz","orcid":null},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"G. Pelz","raw_affiliation_strings":["Infineon Technologies,Neubiberg,Germany","Infineon Technologies, Neubiberg, Germany"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies,Neubiberg,Germany","institution_ids":["https://openalex.org/I137594350"]},{"raw_affiliation_string":"Infineon Technologies, Neubiberg, Germany","institution_ids":["https://openalex.org/I137594350"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5110583743"],"corresponding_institution_ids":["https://openalex.org/I137594350","https://openalex.org/I61641377"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.04564472,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9909999966621399,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9883999824523926,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/parametric-statistics","display_name":"Parametric statistics","score":0.7008392214775085},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.6489928960800171},{"id":"https://openalex.org/keywords/finite-element-method","display_name":"Finite element method","score":0.6379114985466003},{"id":"https://openalex.org/keywords/yield","display_name":"Yield (engineering)","score":0.6032716631889343},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.585580050945282},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.540719747543335},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5380930304527283},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.4834209680557251},{"id":"https://openalex.org/keywords/semiconductor-device-fabrication","display_name":"Semiconductor device fabrication","score":0.4777461886405945},{"id":"https://openalex.org/keywords/parametric-model","display_name":"Parametric model","score":0.4506917893886566},{"id":"https://openalex.org/keywords/semiconductor-device","display_name":"Semiconductor device","score":0.4399588406085968},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19601336121559143},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.14747610688209534},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13825619220733643},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12795045971870422},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.11188682913780212},{"id":"https://openalex.org/keywords/structural-engineering","display_name":"Structural engineering","score":0.09291818737983704}],"concepts":[{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.7008392214775085},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.6489928960800171},{"id":"https://openalex.org/C135628077","wikidata":"https://www.wikidata.org/wiki/Q220184","display_name":"Finite element method","level":2,"score":0.6379114985466003},{"id":"https://openalex.org/C134121241","wikidata":"https://www.wikidata.org/wiki/Q899301","display_name":"Yield (engineering)","level":2,"score":0.6032716631889343},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.585580050945282},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.540719747543335},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5380930304527283},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.4834209680557251},{"id":"https://openalex.org/C66018809","wikidata":"https://www.wikidata.org/wiki/Q1570432","display_name":"Semiconductor device fabrication","level":3,"score":0.4777461886405945},{"id":"https://openalex.org/C24574437","wikidata":"https://www.wikidata.org/wiki/Q7135228","display_name":"Parametric model","level":3,"score":0.4506917893886566},{"id":"https://openalex.org/C79635011","wikidata":"https://www.wikidata.org/wiki/Q175805","display_name":"Semiconductor device","level":3,"score":0.4399588406085968},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19601336121559143},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.14747610688209534},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13825619220733643},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12795045971870422},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.11188682913780212},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.09291818737983704},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/smacd55068.2022.9816218","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd55068.2022.9816218","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 18th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5799999833106995}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2289718384","https://openalex.org/W1995675544","https://openalex.org/W2509524819","https://openalex.org/W2012121796","https://openalex.org/W2068427817","https://openalex.org/W2952090425","https://openalex.org/W2538333368","https://openalex.org/W3127866798","https://openalex.org/W4294845631","https://openalex.org/W1518153952"],"abstract_inverted_index":{"In":[0,104],"semiconductor":[1],"industry":[2],"manufacturing":[3,26],"new":[4],"devices":[5,79],"is":[6,35,42,59,66,87,186],"a":[7,18,37,49,76,88,94,109,125,140,177],"very":[8,89],"complex":[9],"process,":[10],"composed":[11],"of":[12,14,28,32,52,64,78,84,102,123,139,148,157,174,179],"hundreds":[13],"steps.":[15],"To":[16],"ensure":[17],"high":[19,56],"yield,":[20],"design":[21,46,134],"engineers":[22],"are":[23],"considering":[24],"certain":[25],"limits":[27],"the":[29,33,53,133,149],"devices.":[30],"Estimation":[31],"yield":[34,110,169],"not":[36],"trivial":[38],"process":[39,92],"as":[40,131,203,205],"it":[41],"influenced":[43],"by":[44],"multiple":[45],"parameters":[47],"therefore":[48],"detailed":[50],"modeling":[51],"device":[54],"and":[55,71,137,143],"precision":[57],"simulation":[58,65,98],"required.":[60],"A":[61],"large":[62],"amount":[63],"required":[67,160],"for":[68,161,170],"this":[69,73,105,209],"task":[70],"performing":[72],"analysis":[74],"on":[75,114],"family":[77,173],"results":[80],"in":[81,176],"running":[82,182],"thousands":[83],"simulations":[85,185],"which":[86,129],"time":[90],"consuming":[91],"(e.g":[93],"single":[95],"finite":[96,116],"element":[97,117],"may":[99],"take":[100],"tens":[101],"minutes).":[103],"paper":[106],"we":[107,194],"propose":[108],"estimation":[111],"method":[112,121],"based":[113],"3D":[115,158],"simulations.":[118,207],"The":[119],"proposed":[120],"consists":[122],"developing":[124],"prediction":[126],"meta":[127,162,198,210],"model,":[128],"has":[130],"inputs":[132],"properties":[135],"(geometry":[136],"material)":[138],"power":[141],"transistor":[142],"estimates":[144],"On-State":[145],"Resistance":[146],"(R<inf>on</inf>)":[147],"device.":[150],"Therefore,":[151],"with":[152,202],"just":[153],"an":[154,171,217],"initial":[155],"number":[156],"simulation,":[159],"model":[163,211],"fitting,":[164],"one":[165],"can":[166,195,212],"predict":[167],"R<inf>on</inf>":[168],"entire":[172],"products":[175],"matter":[178],"minutes":[180],"because":[181],"any":[183],"further":[184],"no":[187],"longer":[188],"necessary.":[189],"Our":[190],"experiments":[191],"show":[192],"that":[193],"develop":[196],"accurate":[197],"models":[199],"(accuracy":[200],"&#x003E;99.8%)":[201],"low":[204],"1300":[206],"Furthermore,":[208],"be":[213],"used":[214],"to":[215],"achieve":[216],"optimum":[218],"parametric":[219],"yield.":[220]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}