{"id":"https://openalex.org/W4285047323","doi":"https://doi.org/10.1109/smacd55068.2022.9816212","title":"Characterization and analysis of BTI and HCI effects in CMOS current mirrors","display_name":"Characterization and analysis of BTI and HCI effects in CMOS current mirrors","publication_year":2022,"publication_date":"2022-06-12","ids":{"openalex":"https://openalex.org/W4285047323","doi":"https://doi.org/10.1109/smacd55068.2022.9816212"},"language":"en","primary_location":{"id":"doi:10.1109/smacd55068.2022.9816212","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd55068.2022.9816212","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 18th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031805474","display_name":"A. Santana-Andreo","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"A. Santana-Andreo","raw_affiliation_strings":["Universidad de Sevilla – CSIC,Instituto de Microelectrónica de Sevilla (IMSE),Seville,Spain","CSIC, Seville, Spain","Instituto de Microelectr&#x00F3"],"affiliations":[{"raw_affiliation_string":"Universidad de Sevilla – CSIC,Instituto de Microelectrónica de Sevilla (IMSE),Seville,Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]},{"raw_affiliation_string":"CSIC, Seville, Spain","institution_ids":[]},{"raw_affiliation_string":"Instituto de Microelectr&#x00F3","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012568135","display_name":"P. Mart\u00edn-Lloret","orcid":null},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]},{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"P. Mart\u00edn-Lloret","raw_affiliation_strings":["Universidad de Sevilla – CSIC,Instituto de Microelectrónica de Sevilla (IMSE),Seville,Spain","Instituto de Microelectr&#x00F3","CSIC, Seville, Spain"],"affiliations":[{"raw_affiliation_string":"Universidad de Sevilla – CSIC,Instituto de Microelectrónica de Sevilla (IMSE),Seville,Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]},{"raw_affiliation_string":"Instituto de Microelectr&#x00F3","institution_ids":[]},{"raw_affiliation_string":"CSIC, Seville, Spain","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011140420","display_name":"E. Roca","orcid":"https://orcid.org/0000-0001-6260-6495"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]},{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"E. Roca","raw_affiliation_strings":["Universidad de Sevilla – CSIC,Instituto de Microelectrónica de Sevilla (IMSE),Seville,Spain","Instituto de Microelectr&#x00F3","CSIC, Seville, Spain"],"affiliations":[{"raw_affiliation_string":"Universidad de Sevilla – CSIC,Instituto de Microelectrónica de Sevilla (IMSE),Seville,Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]},{"raw_affiliation_string":"Instituto de Microelectr&#x00F3","institution_ids":[]},{"raw_affiliation_string":"CSIC, Seville, Spain","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068422347","display_name":"R. Castro\u2010L\u00f3pez","orcid":"https://orcid.org/0000-0002-6247-3124"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"R. Castro-Lopez","raw_affiliation_strings":["Universidad de Sevilla – CSIC,Instituto de Microelectrónica de Sevilla (IMSE),Seville,Spain","CSIC, Seville, Spain","Instituto de Microelectr&#x00F3"],"affiliations":[{"raw_affiliation_string":"Universidad de Sevilla – CSIC,Instituto de Microelectrónica de Sevilla (IMSE),Seville,Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]},{"raw_affiliation_string":"CSIC, Seville, Spain","institution_ids":[]},{"raw_affiliation_string":"Instituto de Microelectr&#x00F3","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041853563","display_name":"F.V. Fern\u00e1ndez","orcid":"https://orcid.org/0000-0001-8682-2280"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]},{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"F.V. Fernandez","raw_affiliation_strings":["Universidad de Sevilla – CSIC,Instituto de Microelectrónica de Sevilla (IMSE),Seville,Spain","Instituto de Microelectr&#x00F3","CSIC, Seville, Spain"],"affiliations":[{"raw_affiliation_string":"Universidad de Sevilla – CSIC,Instituto de Microelectrónica de Sevilla (IMSE),Seville,Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]},{"raw_affiliation_string":"Instituto de Microelectr&#x00F3","institution_ids":[]},{"raw_affiliation_string":"CSIC, Seville, Spain","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5031805474"],"corresponding_institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"],"apc_list":null,"apc_paid":null,"fwci":0.0921,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.39378012,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.9373607635498047},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.8741199970245361},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8396828174591064},{"id":"https://openalex.org/keywords/degradation","display_name":"Degradation (telecommunications)","score":0.6873959898948669},{"id":"https://openalex.org/keywords/characterization","display_name":"Characterization (materials science)","score":0.665280818939209},{"id":"https://openalex.org/keywords/current-mirror","display_name":"Current mirror","score":0.6163248419761658},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.5477166175842285},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5213057398796082},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.4940777122974396},{"id":"https://openalex.org/keywords/current","display_name":"Current (fluid)","score":0.48331570625305176},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.465574711561203},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4428640305995941},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4383885860443115},{"id":"https://openalex.org/keywords/iddq-testing","display_name":"Iddq testing","score":0.4282756447792053},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.32838892936706543},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2870853543281555},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.25352317094802856},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.13598093390464783},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.11333408951759338}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.9373607635498047},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.8741199970245361},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8396828174591064},{"id":"https://openalex.org/C2779679103","wikidata":"https://www.wikidata.org/wiki/Q5251805","display_name":"Degradation (telecommunications)","level":2,"score":0.6873959898948669},{"id":"https://openalex.org/C2780841128","wikidata":"https://www.wikidata.org/wiki/Q5073781","display_name":"Characterization (materials science)","level":2,"score":0.665280818939209},{"id":"https://openalex.org/C173966970","wikidata":"https://www.wikidata.org/wiki/Q786012","display_name":"Current mirror","level":4,"score":0.6163248419761658},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.5477166175842285},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5213057398796082},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.4940777122974396},{"id":"https://openalex.org/C148043351","wikidata":"https://www.wikidata.org/wiki/Q4456944","display_name":"Current (fluid)","level":2,"score":0.48331570625305176},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.465574711561203},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4428640305995941},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4383885860443115},{"id":"https://openalex.org/C206678392","wikidata":"https://www.wikidata.org/wiki/Q5987815","display_name":"Iddq testing","level":3,"score":0.4282756447792053},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.32838892936706543},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2870853543281555},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.25352317094802856},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.13598093390464783},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.11333408951759338}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/smacd55068.2022.9816212","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd55068.2022.9816212","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 18th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"},{"id":"pmh:oai:digital.csic.es:10261/306534","is_oa":false,"landing_page_url":"http://hdl.handle.net/10261/306534","pdf_url":null,"source":{"id":"https://openalex.org/S4306400616","display_name":"DIGITAL.CSIC (Spanish National Research Council (CSIC))","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I134820265","host_organization_name":"Consejo Superior de Investigaciones Cient\u00edficas","host_organization_lineage":["https://openalex.org/I134820265"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Conference Paper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2045583681","https://openalex.org/W2149134343","https://openalex.org/W2365858435","https://openalex.org/W2806078078","https://openalex.org/W2904664224","https://openalex.org/W2947763408","https://openalex.org/W2968041341","https://openalex.org/W3166513345","https://openalex.org/W3176069400"],"related_works":["https://openalex.org/W4386261925","https://openalex.org/W2082944690","https://openalex.org/W2263373136","https://openalex.org/W1914349328","https://openalex.org/W2104885411","https://openalex.org/W2023334077","https://openalex.org/W2005494397","https://openalex.org/W2160067645","https://openalex.org/W2339836056","https://openalex.org/W1742453416"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"experimental":[3],"results":[4],"on":[5],"the":[6,36,69],"aging-induced":[7],"degradation":[8,55],"of":[9,41],"CMOS":[10,17],"current":[11,43],"mirrors":[12],"fabricated":[13],"in":[14,45],"a":[15],"65-nm":[16],"technology.":[18],"A":[19],"dedicated":[20],"integrated":[21],"circuit":[22,64],"array":[23],"with":[24],"custom":[25],"test":[26],"structures":[27],"allowing":[28],"for":[29,35],"accelerated":[30],"aging":[31],"tests":[32],"is":[33],"used":[34],"characterization,":[37],"including":[38],"several":[39],"geometries":[40],"simple":[42],"mirrors,":[44],"PMOS":[46],"and":[47,56,75],"NMOS":[48],"versions.":[49],"The":[50],"bi-directional":[51],"link":[52],"between":[53],"device":[54],"bias":[57],"conditions":[58],"that":[59],"comes":[60],"into":[61],"play":[62],"during":[63],"aging,":[65],"as":[66,68],"well":[67],"permanent":[70],"degradation,":[71],"are":[72],"both":[73],"reported":[74],"analyzed.":[76]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}