{"id":"https://openalex.org/W4285047299","doi":"https://doi.org/10.1109/smacd55068.2022.9816195","title":"ANN-based Analog IC Floorplan Recommender with a Broader Topological Constraints Coverage","display_name":"ANN-based Analog IC Floorplan Recommender with a Broader Topological Constraints Coverage","publication_year":2022,"publication_date":"2022-06-12","ids":{"openalex":"https://openalex.org/W4285047299","doi":"https://doi.org/10.1109/smacd55068.2022.9816195"},"language":"en","primary_location":{"id":"doi:10.1109/smacd55068.2022.9816195","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd55068.2022.9816195","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 18th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012083074","display_name":"Pedro Alves","orcid":"https://orcid.org/0000-0001-5740-5904"},"institutions":[{"id":"https://openalex.org/I4210120471","display_name":"Instituto de Telecomunica\u00e7\u00f5es","ror":"https://ror.org/02ht4fk33","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210120471"]}],"countries":["PT"],"is_corresponding":true,"raw_author_name":"Pedro Alves","raw_affiliation_strings":["Instituto de Telecomunica&#x00E7;&#x00F5;es,Portugal"],"affiliations":[{"raw_affiliation_string":"Instituto de Telecomunica&#x00E7;&#x00F5;es,Portugal","institution_ids":["https://openalex.org/I4210120471"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006433776","display_name":"Ant\u00f3nio Gusm\u00e3o","orcid":"https://orcid.org/0000-0001-7362-2407"},"institutions":[{"id":"https://openalex.org/I4210120471","display_name":"Instituto de Telecomunica\u00e7\u00f5es","ror":"https://ror.org/02ht4fk33","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210120471"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Antonio Gusmao","raw_affiliation_strings":["Instituto de Telecomunica&#x00E7;&#x00F5;es,Portugal"],"affiliations":[{"raw_affiliation_string":"Instituto de Telecomunica&#x00E7;&#x00F5;es,Portugal","institution_ids":["https://openalex.org/I4210120471"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056512471","display_name":"Nuno Horta","orcid":"https://orcid.org/0000-0002-1687-1447"},"institutions":[{"id":"https://openalex.org/I4210120471","display_name":"Instituto de Telecomunica\u00e7\u00f5es","ror":"https://ror.org/02ht4fk33","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210120471"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Nuno Horta","raw_affiliation_strings":["Instituto de Telecomunica&#x00E7;&#x00F5;es,Portugal"],"affiliations":[{"raw_affiliation_string":"Instituto de Telecomunica&#x00E7;&#x00F5;es,Portugal","institution_ids":["https://openalex.org/I4210120471"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065716990","display_name":"Nuno Louren\u00e7o","orcid":"https://orcid.org/0000-0002-9625-6435"},"institutions":[{"id":"https://openalex.org/I4210120471","display_name":"Instituto de Telecomunica\u00e7\u00f5es","ror":"https://ror.org/02ht4fk33","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210120471"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Nuno Lourenco","raw_affiliation_strings":["Instituto de Telecomunica&#x00E7;&#x00F5;es,Portugal"],"affiliations":[{"raw_affiliation_string":"Instituto de Telecomunica&#x00E7;&#x00F5;es,Portugal","institution_ids":["https://openalex.org/I4210120471"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060778711","display_name":"Ricardo Martins","orcid":"https://orcid.org/0000-0002-8251-1415"},"institutions":[{"id":"https://openalex.org/I4210120471","display_name":"Instituto de Telecomunica\u00e7\u00f5es","ror":"https://ror.org/02ht4fk33","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210120471"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Ricardo Martins","raw_affiliation_strings":["Instituto de Telecomunica&#x00E7;&#x00F5;es,Portugal"],"affiliations":[{"raw_affiliation_string":"Instituto de Telecomunica&#x00E7;&#x00F5;es,Portugal","institution_ids":["https://openalex.org/I4210120471"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5012083074"],"corresponding_institution_ids":["https://openalex.org/I4210120471"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.04582835,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12111","display_name":"Industrial Vision Systems and Defect Detection","score":0.9883999824523926,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.7968958616256714},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6993741393089294},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.5468534827232361},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.506988525390625},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4829811155796051},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4402175545692444},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.4222410321235657},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.41212207078933716},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.40078991651535034},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3433189392089844},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20021843910217285},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19730529189109802},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12823179364204407}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.7968958616256714},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6993741393089294},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.5468534827232361},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.506988525390625},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4829811155796051},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4402175545692444},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.4222410321235657},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.41212207078933716},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.40078991651535034},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3433189392089844},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20021843910217285},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19730529189109802},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12823179364204407},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/smacd55068.2022.9816195","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd55068.2022.9816195","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 18th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","score":0.6399999856948853,"id":"https://metadata.un.org/sdg/11"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2124495928","https://openalex.org/W2097517502","https://openalex.org/W2129355781","https://openalex.org/W4363620137","https://openalex.org/W2096129555","https://openalex.org/W2161137937","https://openalex.org/W4233404530","https://openalex.org/W2052733504","https://openalex.org/W2005457717","https://openalex.org/W3097018712"],"abstract_inverted_index":{"Deep":[0],"learning":[1],"(DL)":[2],"models":[3],"are":[4,72],"now":[5],"a":[6,43],"reality":[7],"towards":[8],"the":[9,12,25,32,82,108],"automation":[10],"of":[11,15,27,34,46,116,119],"placement":[13],"task":[14],"analog":[16,35,136],"integrated":[17],"circuit":[18,58],"(IC)":[19],"layout":[20,55],"design,":[21],"promising":[22],"to":[23,52,88,91,110,126],"bypass":[24],"limitations":[26],"existing":[28],"approaches.":[29],"However,":[30],"as":[31],"complexity":[33],"design":[36],"cases":[37],"tackled":[38],"by":[39],"these":[40,117],"methodologies":[41],"increases,":[42],"broader":[44],"set":[45],"topological":[47],"constraints":[48,71],"must":[49],"be":[50],"supported":[51],"cover":[53],"different":[54],"styles":[56],"and":[57,67,74],"classes.":[59],"Here,":[60],"model-independent":[61],"differentiable":[62],"encodings":[63],"for":[64,81,103,134,143],"regularity,":[65],"boundary,":[66],"symmetry":[68],"island":[69],"(SI)":[70],"described,":[73],"an":[75],"unsupervised":[76],"loss":[77],"function":[78],"is":[79,101,123],"used":[80,125,142],"artificial":[83],"neural":[84],"network":[85],"(ANN)":[86],"model":[87,122],"learn":[89],"how":[90],"generate":[92],"placements":[93],"that":[94],"follow":[95],"them.":[96],"As":[97],"only":[98],"sizing":[99],"data":[100],"required":[102],"its":[104,144],"training,":[105],"it":[106],"discards":[107],"need":[109],"acquire":[111],"legacy":[112],"layouts":[113],"containing":[114],"insights":[115],"types":[118],"constraints.":[120],"The":[121],"ultimately":[124],"produce":[127],"floorplans":[128],"from":[129],"scratch,":[130],"at":[131],"push-button":[132],"speed,":[133],"state-of-the-art":[135],"structures,":[137],"including":[138],"technology":[139],"nodes":[140],"not":[141],"training.":[145]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
