{"id":"https://openalex.org/W2967045551","doi":"https://doi.org/10.1109/smacd.2019.8795294","title":"Exploiting LabViewFpga Socketed CLIP to Design and Implement Soft-Core Based Complex Digital Architectures on PXI FPGA Target Boards","display_name":"Exploiting LabViewFpga Socketed CLIP to Design and Implement Soft-Core Based Complex Digital Architectures on PXI FPGA Target Boards","publication_year":2019,"publication_date":"2019-07-01","ids":{"openalex":"https://openalex.org/W2967045551","doi":"https://doi.org/10.1109/smacd.2019.8795294","mag":"2967045551"},"language":"en","primary_location":{"id":"doi:10.1109/smacd.2019.8795294","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd.2019.8795294","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036152450","display_name":"Luca Dello Sterpaio","orcid":"https://orcid.org/0000-0002-0948-1053"},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Luca Dello Sterpaio","raw_affiliation_strings":["University of Pisa, Pisa, Italy","Dept. of Information Engineering, University of Pisa, Pisa, Italy"],"affiliations":[{"raw_affiliation_string":"University of Pisa, Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]},{"raw_affiliation_string":"Dept. of Information Engineering, University of Pisa, Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045230465","display_name":"Antonino Marino","orcid":"https://orcid.org/0000-0002-5201-2412"},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Antonino Marino","raw_affiliation_strings":["University of Pisa, Pisa, Italy","Dept. of Information Engineering, University of Pisa, Pisa, Italy"],"affiliations":[{"raw_affiliation_string":"University of Pisa, Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]},{"raw_affiliation_string":"Dept. of Information Engineering, University of Pisa, Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072815064","display_name":"Pietro Nannipieri","orcid":"https://orcid.org/0000-0002-2538-5440"},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Pietro Nannipieri","raw_affiliation_strings":["University of Pisa, Pisa, Italy","Dept. of Information Engineering, University of Pisa, Pisa, Italy"],"affiliations":[{"raw_affiliation_string":"University of Pisa, Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]},{"raw_affiliation_string":"Dept. of Information Engineering, University of Pisa, Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046297500","display_name":"Luca Fanucci","orcid":"https://orcid.org/0000-0001-5426-4974"},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Fanucci","raw_affiliation_strings":["University of Pisa IngeniArs S.r.l., Pisa, Italy","Dept. of Information Engineering, University of Pisa IngeniArs S.r.l., Pisa, Italy"],"affiliations":[{"raw_affiliation_string":"University of Pisa IngeniArs S.r.l., Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]},{"raw_affiliation_string":"Dept. of Information Engineering, University of Pisa IngeniArs S.r.l., Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5036152450"],"corresponding_institution_ids":["https://openalex.org/I108290504"],"apc_list":null,"apc_paid":null,"fwci":0.7223,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.68405948,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"193","last_page":"196"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7932066917419434},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6875494718551636},{"id":"https://openalex.org/keywords/workflow","display_name":"Workflow","score":0.6714970469474792},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6437994241714478},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.5335785746574402},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.47145968675613403},{"id":"https://openalex.org/keywords/impossibility","display_name":"Impossibility","score":0.45305222272872925},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40989214181900024},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.07643789052963257}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7932066917419434},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6875494718551636},{"id":"https://openalex.org/C177212765","wikidata":"https://www.wikidata.org/wiki/Q627335","display_name":"Workflow","level":2,"score":0.6714970469474792},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6437994241714478},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.5335785746574402},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.47145968675613403},{"id":"https://openalex.org/C2776261394","wikidata":"https://www.wikidata.org/wiki/Q315562","display_name":"Impossibility","level":2,"score":0.45305222272872925},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40989214181900024},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.07643789052963257},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/smacd.2019.8795294","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd.2019.8795294","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"},{"id":"pmh:oai:arpi.unipi.it:11568/1019427","is_oa":false,"landing_page_url":"http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=8786808","pdf_url":null,"source":{"id":"https://openalex.org/S4377196265","display_name":"CINECA IRIS Institutial research information system (University of Pisa)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I108290504","host_organization_name":"University of Pisa","host_organization_lineage":["https://openalex.org/I108290504"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5899999737739563,"id":"https://metadata.un.org/sdg/4","display_name":"Quality Education"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2019211913","https://openalex.org/W2944265361","https://openalex.org/W6762108543"],"related_works":["https://openalex.org/W2384156839","https://openalex.org/W4321602641","https://openalex.org/W2394251275","https://openalex.org/W4241392912","https://openalex.org/W2596801716","https://openalex.org/W4387391601","https://openalex.org/W2141614742","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"PXI":[0,81],"FPGA":[1],"Peripheral":[2],"Modules":[3],"by":[4],"National":[5],"Instruments":[6],"are":[7],"meant":[8],"to":[9,27,47,49,57,77,87,95],"be":[10],"used":[11],"in":[12,38],"LabView":[13],"even":[14],"without":[15],"any":[16],"previous":[17],"knowledge":[18],"of":[19,79],"Hardware":[20],"Description":[21],"Languages":[22],"(HDL)":[23],"and":[24,32,60],"let":[25],"users":[26],"hardware-accelerate":[28],"their":[29],"own":[30],"test":[31],"measurement":[33],"setups.":[34],"However,":[35],"designers":[36],"fluent":[37],"HDL":[39,85],"languages":[40],"avoid":[41],"such":[42,65],"closed":[43],"technology":[44],"targets":[45],"due":[46],"impossibility":[48],"include":[50],"third-party":[51],"designs":[52],"or":[53],"the":[54,80],"needed":[55],"over-effort":[56],"implement":[58,88],"large":[59],"complex":[61,89],"architectures":[62,90],"into":[63],"it,":[64],"as":[66],"soft-core":[67],"based":[68],"systems.":[69],"In":[70],"this":[71],"paper":[72],"a":[73],"partially":[74],"automated":[75],"workflow":[76],"benefit":[78],"environment":[82],"allowing":[83],"advanced":[84],"engineers":[86],"is":[91],"presented":[92],"with":[93],"reference":[94],"two":[96],"successful":[97],"use-case":[98],"examples.":[99]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}