{"id":"https://openalex.org/W2967084398","doi":"https://doi.org/10.1109/smacd.2019.8795260","title":"Charge-Based Model for Reliability Analysis Flow of Flip- Flops under Process Variation and Aging","display_name":"Charge-Based Model for Reliability Analysis Flow of Flip- Flops under Process Variation and Aging","publication_year":2019,"publication_date":"2019-07-01","ids":{"openalex":"https://openalex.org/W2967084398","doi":"https://doi.org/10.1109/smacd.2019.8795260","mag":"2967084398"},"language":"en","primary_location":{"id":"doi:10.1109/smacd.2019.8795260","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd.2019.8795260","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008083213","display_name":"Maike Taddiken","orcid":null},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Maike Taddiken","raw_affiliation_strings":["Institute of Electrodynamics and Microelectronics (ITEM.me), University of Bremen, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Electrodynamics and Microelectronics (ITEM.me), University of Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101959993","display_name":"Steffen Paul","orcid":"https://orcid.org/0000-0003-3392-0471"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Steffen Paul","raw_affiliation_strings":["Institute of Electrodynamics and Microelectronics (ITEM.me), University of Bremen, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Electrodynamics and Microelectronics (ITEM.me), University of Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017232274","display_name":"Dagmar Peters-Drolshagen","orcid":null},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Dagmar Peters-Drolshagen","raw_affiliation_strings":["Institute of Electrodynamics and Microelectronics (ITEM.me), University of Bremen, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Electrodynamics and Microelectronics (ITEM.me), University of Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5008083213"],"corresponding_institution_ids":["https://openalex.org/I180437899"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07080416,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"233","last_page":"236"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.6603407263755798},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.6542881727218628},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.6212299466133118},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.6054532527923584},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.5943410992622375},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.5867691040039062},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5529459118843079},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5209971070289612},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.44815054535865784},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.44773241877555847},{"id":"https://openalex.org/keywords/mean-time-between-failures","display_name":"Mean time between failures","score":0.42293262481689453},{"id":"https://openalex.org/keywords/process-simulation","display_name":"Process simulation","score":0.4163743555545807},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.39169880747795105},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.343017578125},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.249543696641922},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.19298985600471497},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.16105052828788757},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15626400709152222},{"id":"https://openalex.org/keywords/failure-rate","display_name":"Failure rate","score":0.1463162899017334},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1444791853427887}],"concepts":[{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.6603407263755798},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.6542881727218628},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.6212299466133118},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.6054532527923584},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.5943410992622375},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.5867691040039062},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5529459118843079},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5209971070289612},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44815054535865784},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.44773241877555847},{"id":"https://openalex.org/C44154001","wikidata":"https://www.wikidata.org/wiki/Q754940","display_name":"Mean time between failures","level":3,"score":0.42293262481689453},{"id":"https://openalex.org/C189575605","wikidata":"https://www.wikidata.org/wiki/Q838129","display_name":"Process simulation","level":3,"score":0.4163743555545807},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.39169880747795105},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.343017578125},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.249543696641922},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.19298985600471497},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.16105052828788757},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15626400709152222},{"id":"https://openalex.org/C163164238","wikidata":"https://www.wikidata.org/wiki/Q2737027","display_name":"Failure rate","level":2,"score":0.1463162899017334},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1444791853427887},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/smacd.2019.8795260","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd.2019.8795260","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1989372524","https://openalex.org/W2078373366","https://openalex.org/W2087512113","https://openalex.org/W2344193394","https://openalex.org/W2563060100","https://openalex.org/W2735187568","https://openalex.org/W2736053285","https://openalex.org/W2885501531","https://openalex.org/W2887129823","https://openalex.org/W2901266313"],"related_works":["https://openalex.org/W1983353130","https://openalex.org/W2134183794","https://openalex.org/W2043271913","https://openalex.org/W2262031297","https://openalex.org/W2024069812","https://openalex.org/W2733322820","https://openalex.org/W2056378213","https://openalex.org/W2045056374","https://openalex.org/W2298981088","https://openalex.org/W2163601309"],"abstract_inverted_index":{"This":[0],"paper":[1],"analyzes":[2],"the":[3,16,60,71,75,81,107,118],"combined":[4],"effects":[5,53],"of":[6,18,41,62,74,109],"process":[7,49],"variation":[8,50],"and":[9,13,51,101],"aging,":[10],"namely":[11],"HCI":[12],"BTI,":[14],"on":[15,92,120],"performance":[17,111],"flip-flops.":[19],"To":[20],"enable":[21],"this":[22],"evaluation,":[23],"a":[24,42,55,85,97,102],"stochastic":[25],"reliability":[26],"simulation":[27,58,68,82],"flow":[28,69],"which":[29],"combines":[30],"Monte":[31],"Carlo":[32],"simulations":[33],"with":[34],"degradation":[35],"is":[36,90],"presented.":[37],"It":[38],"makes":[39],"use":[40],"charged-based":[43],"degradation-aware":[44],"transistor":[45],"model":[46],"incorporating":[47],"both":[48],"aging":[52,65],"into":[54],"normal":[56],"SPICE":[57],"without":[59],"need":[61],"an":[63],"additional":[64],"simulator.":[66],"The":[67,88],"enables":[70],"continuous":[72],"evaluation":[73],"changing":[76],"stress":[77],"conditions":[78],"while":[79],"keeping":[80],"effort":[83],"at":[84],"reasonable":[86],"level.":[87],"analysis":[89],"performed":[91],"two":[93],"different":[94],"flip-flop":[95,100],"architectures,":[96],"master":[98],"slave":[99],"pulsed":[103],"flip-flop,":[104],"to":[105],"determine":[106],"shift":[108],"timing":[110],"distributions":[112],"over":[113],"time":[114],"as":[115,117],"well":[116],"dependence":[119],"temperature.":[121]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}