{"id":"https://openalex.org/W2969176508","doi":"https://doi.org/10.1109/smacd.2019.8795259","title":"Pseudo Expected Improvement Based-Optimization for CMOS Analog Circuit Design","display_name":"Pseudo Expected Improvement Based-Optimization for CMOS Analog Circuit Design","publication_year":2019,"publication_date":"2019-07-01","ids":{"openalex":"https://openalex.org/W2969176508","doi":"https://doi.org/10.1109/smacd.2019.8795259","mag":"2969176508"},"language":"en","primary_location":{"id":"doi:10.1109/smacd.2019.8795259","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd.2019.8795259","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070003566","display_name":"Nawel Drira","orcid":null},"institutions":[{"id":"https://openalex.org/I2800365227","display_name":"Paris-Est Sup","ror":"https://ror.org/0268ecp52","country_code":"FR","type":"education","lineage":["https://openalex.org/I2800365227"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Nawel Drira","raw_affiliation_strings":["Univ. of Paris-Est, Créteil, France","Univ. of Paris-Est, Cr\u00e9teil, France"],"affiliations":[{"raw_affiliation_string":"Univ. of Paris-Est, Créteil, France","institution_ids":["https://openalex.org/I2800365227"]},{"raw_affiliation_string":"Univ. of Paris-Est, Cr\u00e9teil, France","institution_ids":["https://openalex.org/I2800365227"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071365914","display_name":"Mouna Kotti","orcid":"https://orcid.org/0000-0003-1279-4429"},"institutions":[{"id":"https://openalex.org/I142899784","display_name":"University of Sfax","ror":"https://ror.org/04d4sd432","country_code":"TN","type":"education","lineage":["https://openalex.org/I142899784"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Mouna Kotti","raw_affiliation_strings":["Univ. of Sfax, Tunisia"],"affiliations":[{"raw_affiliation_string":"Univ. of Sfax, Tunisia","institution_ids":["https://openalex.org/I142899784"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085623061","display_name":"Mourad Fakhfakh","orcid":"https://orcid.org/0000-0003-2460-9462"},"institutions":[{"id":"https://openalex.org/I142899784","display_name":"University of Sfax","ror":"https://ror.org/04d4sd432","country_code":"TN","type":"education","lineage":["https://openalex.org/I142899784"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Mourad Fakhfakh","raw_affiliation_strings":["Univ. of Sfax, Tunisia"],"affiliations":[{"raw_affiliation_string":"Univ. of Sfax, Tunisia","institution_ids":["https://openalex.org/I142899784"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008986898","display_name":"Patrick Siarry","orcid":"https://orcid.org/0000-0002-5722-4115"},"institutions":[{"id":"https://openalex.org/I2800365227","display_name":"Paris-Est Sup","ror":"https://ror.org/0268ecp52","country_code":"FR","type":"education","lineage":["https://openalex.org/I2800365227"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Patrick Siarry","raw_affiliation_strings":["Univ. of Paris-Est, Créteil, France","Univ. of Paris-Est, Cr\u00e9teil, France"],"affiliations":[{"raw_affiliation_string":"Univ. of Paris-Est, Créteil, France","institution_ids":["https://openalex.org/I2800365227"]},{"raw_affiliation_string":"Univ. of Paris-Est, Cr\u00e9teil, France","institution_ids":["https://openalex.org/I2800365227"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063933849","display_name":"Esteban Tlelo\u2010Cuautle","orcid":"https://orcid.org/0000-0001-7187-4686"},"institutions":[{"id":"https://openalex.org/I39824353","display_name":"National Institute of Astrophysics, Optics and Electronics","ror":"https://ror.org/00bpmmc63","country_code":"MX","type":"facility","lineage":["https://openalex.org/I39824353"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"Esteban Tlelo-Cuautle","raw_affiliation_strings":["INAOE, Mexico"],"affiliations":[{"raw_affiliation_string":"INAOE, Mexico","institution_ids":["https://openalex.org/I39824353"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5070003566"],"corresponding_institution_ids":["https://openalex.org/I2800365227"],"apc_list":null,"apc_paid":null,"fwci":0.4769,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.65252142,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"137","last_page":"140"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10848","display_name":"Advanced Multi-Objective Optimization Algorithms","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.665966808795929},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6487219333648682},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.6284053921699524},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.6197720170021057},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.51065593957901},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4885150194168091},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4663001596927643},{"id":"https://openalex.org/keywords/global-optimization","display_name":"Global optimization","score":0.46373239159584045},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42909175157546997},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2449837625026703},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19143688678741455},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14250263571739197},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1054719090461731}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.665966808795929},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6487219333648682},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.6284053921699524},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.6197720170021057},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.51065593957901},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4885150194168091},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4663001596927643},{"id":"https://openalex.org/C164752517","wikidata":"https://www.wikidata.org/wiki/Q5570875","display_name":"Global optimization","level":2,"score":0.46373239159584045},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42909175157546997},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2449837625026703},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19143688678741455},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14250263571739197},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1054719090461731},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/smacd.2019.8795259","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd.2019.8795259","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-04338128v1","is_oa":false,"landing_page_url":"https://hal.u-pec.fr/hal-04338128","pdf_url":null,"source":{"id":"https://openalex.org/S4406922461","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2019 16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), Jul 2019, Lausanne, Switzerland. pp.137-140, ⟨10.1109/SMACD.2019.8795259⟩","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W186730292","https://openalex.org/W643736081","https://openalex.org/W1038739234","https://openalex.org/W1510052597","https://openalex.org/W1569313486","https://openalex.org/W1971321216","https://openalex.org/W2023823900","https://openalex.org/W2061513346","https://openalex.org/W2083611199","https://openalex.org/W2119995990","https://openalex.org/W2120190705","https://openalex.org/W2505710690","https://openalex.org/W2558052401","https://openalex.org/W2609456856","https://openalex.org/W2791310311","https://openalex.org/W2792034193","https://openalex.org/W2811469085","https://openalex.org/W2886355379","https://openalex.org/W6678187318","https://openalex.org/W6752915118"],"related_works":["https://openalex.org/W2081795747","https://openalex.org/W2093304652","https://openalex.org/W4389672975","https://openalex.org/W2098316714","https://openalex.org/W1987513258","https://openalex.org/W1963851171","https://openalex.org/W2148163917","https://openalex.org/W2134664711","https://openalex.org/W2109207559","https://openalex.org/W1976439278"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"consider":[4],"the":[5,17,20,27,36,53,57],"use":[6,18],"of":[7,19,30],"a":[8],"new":[9],"parallel":[10],"efficient":[11,38],"global":[12,39],"optimization":[13,40],"algorithm":[14,41],"based":[15],"on":[16],"pseudo":[21],"expected":[22],"improvement":[23],"(PEI)":[24],"criterion,":[25],"for":[26],"optimal":[28,59],"design":[29],"analog":[31,49],"circuits.":[32],"A":[33],"comparison":[34],"with":[35],"conventional":[37],"(EGO)":[42],"is":[43],"presented.":[44],"We":[45],"show,":[46],"via":[47],"two":[48],"circuit":[50,60],"designs":[51],"that":[52],"proposed":[54],"approach":[55],"gives":[56],"same":[58],"sizing":[61],"but":[62],"within":[63],"reduced":[64],"computing":[65],"time.":[66]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}