{"id":"https://openalex.org/W2968667014","doi":"https://doi.org/10.1109/smacd.2019.8795254","title":"A Modeling Approach for 7nm Technology Node Area-Consuming Circuit Optimization and Beyond","display_name":"A Modeling Approach for 7nm Technology Node Area-Consuming Circuit Optimization and Beyond","publication_year":2019,"publication_date":"2019-07-01","ids":{"openalex":"https://openalex.org/W2968667014","doi":"https://doi.org/10.1109/smacd.2019.8795254","mag":"2968667014"},"language":"en","primary_location":{"id":"doi:10.1109/smacd.2019.8795254","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd.2019.8795254","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003050603","display_name":"Qiang Huo","orcid":"https://orcid.org/0000-0001-8753-2349"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I4210091786","display_name":"State Key Laboratory on Integrated Optoelectronics","ror":"https://ror.org/00g102351","country_code":"CN","type":"facility","lineage":["https://openalex.org/I194450716","https://openalex.org/I19820366","https://openalex.org/I4210091786","https://openalex.org/I4210149211","https://openalex.org/I99065089"]},{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Qiang Huo","raw_affiliation_strings":["Key Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China","Key Laboratory of Microelectronics Devices and Integrated Technology, Chinese Academy of Sciences, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Key Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I19820366"]},{"raw_affiliation_string":"Key Laboratory of Microelectronics Devices and Integrated Technology, Chinese Academy of Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210091786","https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050538615","display_name":"Zhenhua Wu","orcid":"https://orcid.org/0000-0003-4552-883X"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210091786","display_name":"State Key Laboratory on Integrated Optoelectronics","ror":"https://ror.org/00g102351","country_code":"CN","type":"facility","lineage":["https://openalex.org/I194450716","https://openalex.org/I19820366","https://openalex.org/I4210091786","https://openalex.org/I4210149211","https://openalex.org/I99065089"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhenhua Wu","raw_affiliation_strings":["Key Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China","Key Laboratory of Microelectronics Devices and Integrated Technology, Chinese Academy of Sciences, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Key Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I19820366"]},{"raw_affiliation_string":"Key Laboratory of Microelectronics Devices and Integrated Technology, Chinese Academy of Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210091786","https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100401234","display_name":"Feng Zhang","orcid":"https://orcid.org/0000-0002-1163-2498"},"institutions":[{"id":"https://openalex.org/I4210091786","display_name":"State Key Laboratory on Integrated Optoelectronics","ror":"https://ror.org/00g102351","country_code":"CN","type":"facility","lineage":["https://openalex.org/I194450716","https://openalex.org/I19820366","https://openalex.org/I4210091786","https://openalex.org/I4210149211","https://openalex.org/I99065089"]},{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Feng Zhang","raw_affiliation_strings":["Key Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China","Key Laboratory of Microelectronics Devices and Integrated Technology, Chinese Academy of Sciences, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Key Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I19820366"]},{"raw_affiliation_string":"Key Laboratory of Microelectronics Devices and Integrated Technology, Chinese Academy of Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210091786","https://openalex.org/I19820366"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100435353","display_name":"Ling Li","orcid":"https://orcid.org/0000-0002-7622-8752"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210091786","display_name":"State Key Laboratory on Integrated Optoelectronics","ror":"https://ror.org/00g102351","country_code":"CN","type":"facility","lineage":["https://openalex.org/I194450716","https://openalex.org/I19820366","https://openalex.org/I4210091786","https://openalex.org/I4210149211","https://openalex.org/I99065089"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ling Li","raw_affiliation_strings":["Key Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China","Key Laboratory of Microelectronics Devices and Integrated Technology, Chinese Academy of Sciences, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Key Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I19820366"]},{"raw_affiliation_string":"Key Laboratory of Microelectronics Devices and Integrated Technology, Chinese Academy of Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210091786","https://openalex.org/I19820366"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5003050603"],"corresponding_institution_ids":["https://openalex.org/I19820366","https://openalex.org/I4210091786","https://openalex.org/I4210119392"],"apc_list":null,"apc_paid":null,"fwci":0.3577,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.60769474,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"93","last_page":"96"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5595709085464478},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.5567824840545654},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5269924998283386},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5134945511817932},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4832947552204132},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.46724605560302734},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.46692439913749695},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.45399153232574463},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.34727421402931213},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.33784669637680054},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20036569237709045},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18937069177627563},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.13798761367797852},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11844509840011597},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09478104114532471}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5595709085464478},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.5567824840545654},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5269924998283386},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5134945511817932},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4832947552204132},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.46724605560302734},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.46692439913749695},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.45399153232574463},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.34727421402931213},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.33784669637680054},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20036569237709045},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18937069177627563},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.13798761367797852},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11844509840011597},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09478104114532471},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/smacd.2019.8795254","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd.2019.8795254","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1519358564","https://openalex.org/W1554746933","https://openalex.org/W1966291942","https://openalex.org/W2141664222","https://openalex.org/W2292620377","https://openalex.org/W2292961905","https://openalex.org/W2294851045","https://openalex.org/W2399816580","https://openalex.org/W2526863509","https://openalex.org/W2787647763","https://openalex.org/W2788850340","https://openalex.org/W2789534729"],"related_works":["https://openalex.org/W4392590355","https://openalex.org/W3151633427","https://openalex.org/W2212894501","https://openalex.org/W2793465010","https://openalex.org/W3024050170","https://openalex.org/W2109451123","https://openalex.org/W4378977321","https://openalex.org/W1976168335","https://openalex.org/W3211992815","https://openalex.org/W2588941787"],"abstract_inverted_index":{"This":[0,122],"work":[1],"presents":[2],"a":[3],"novel":[4],"statistical-based":[5],"general":[6,46,65,119],"compact":[7,18,47,53,66,120],"model":[8,19,48,67],"for":[9,29,35,127],"7nm":[10],"technology":[11],"node":[12,132],"devices":[13,31],"like":[14,135],"FinFETs.":[15],"Unlike":[16],"conventional":[17],"based":[20],"on":[21,130],"less":[22],"accurate":[23],"elements":[24],"including":[25],"one-dimensional":[26],"Poisson":[27],"equation":[28],"three-dimensional":[30],"and":[32,41,79,93,140],"analytical":[33],"equations":[34],"short":[36],"channel":[37],"effects,":[38,44],"quantum":[39],"effects":[40],"other":[42],"physical":[43,62],"the":[45,60,69,87,100,116],"combining":[49],"few":[50],"TCAD":[51],"calibrated":[52],"models":[54],"with":[55,113],"statistical":[56],"methods":[57],"can":[58,109],"eliminate":[59],"tedious":[61],"derivations.":[63],"The":[64],"has":[68],"advantages":[70],"of":[71,89,107,115],"high":[72],"accuracy,":[73],"strong":[74],"scaling":[75],"capability,":[76],"good":[77],"robustness":[78],"excellent":[80],"transfer":[81],"capability.":[82],"It":[83],"is":[84,124],"demonstrated":[85],"that":[86],"performance":[88],"6":[90],"T":[91],"SRAM":[92],"RC":[94],"control":[95],"ESD":[96],"power":[97],"clamp":[98],"through":[99],"trade-off":[101],"between":[102],"two":[103],"key":[104],"design":[105],"knobs":[106],"FinFET":[108],"be":[110],"improved":[111],"extremely":[112],"implementation":[114],"newly":[117],"proposed":[118],"model.":[121],"framework":[123],"also":[125],"suitable":[126],"path-finding":[128],"researches":[129],"5nm":[131],"gate-all-around":[133],"devices,":[134],"nanowire":[136],"FETs,":[137],"nanosheet":[138],"FETs":[139],"beyond.":[141]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}