{"id":"https://openalex.org/W2967915397","doi":"https://doi.org/10.1109/smacd.2019.8795252","title":"Post-Silicon Validation of Yield-Aware Analog Circuit Synthesis","display_name":"Post-Silicon Validation of Yield-Aware Analog Circuit Synthesis","publication_year":2019,"publication_date":"2019-07-01","ids":{"openalex":"https://openalex.org/W2967915397","doi":"https://doi.org/10.1109/smacd.2019.8795252","mag":"2967915397"},"language":"en","primary_location":{"id":"doi:10.1109/smacd.2019.8795252","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd.2019.8795252","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048055344","display_name":"Eng\u00edn Afacan","orcid":"https://orcid.org/0000-0002-1581-3894"},"institutions":[{"id":"https://openalex.org/I51826884","display_name":"Kocaeli \u00dcniversitesi","ror":"https://ror.org/0411seq30","country_code":"TR","type":"education","lineage":["https://openalex.org/I51826884"]}],"countries":["TR"],"is_corresponding":true,"raw_author_name":"Engin Afacan","raw_affiliation_strings":["Kocaeli University, Kocaeli, Turkey","Department of Electronics and Communications Engineering, Kocaeli University, Kocaeli, Turkey"],"affiliations":[{"raw_affiliation_string":"Kocaeli University, Kocaeli, Turkey","institution_ids":["https://openalex.org/I51826884"]},{"raw_affiliation_string":"Department of Electronics and Communications Engineering, Kocaeli University, Kocaeli, Turkey","institution_ids":["https://openalex.org/I51826884"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047038875","display_name":"G\u00f6nen\u00e7 Berkol","orcid":"https://orcid.org/0000-0003-0461-0693"},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"G\u00f6nen\u00e7 Berkol","raw_affiliation_strings":["Eindhoven University of Technology, Eindhoven, The Netherlands","Department of Electrical Engineering, Eindhoven University of Technology, Eindhoven, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Eindhoven University of Technology, Eindhoven, The Netherlands","institution_ids":["https://openalex.org/I83019370"]},{"raw_affiliation_string":"Department of Electrical Engineering, Eindhoven University of Technology, Eindhoven, The Netherlands","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052669741","display_name":"G\u00fcnhan D\u00fcndar","orcid":"https://orcid.org/0000-0003-2044-2706"},"institutions":[{"id":"https://openalex.org/I4405392","display_name":"Bo\u011fazi\u00e7i University","ror":"https://ror.org/03z9tma90","country_code":"TR","type":"education","lineage":["https://openalex.org/I4405392"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"G\u00fcnhan D\u00fcndar","raw_affiliation_strings":["Bogazici University, Istanbul, Turkey","Department of Electrical and Electronics Engineering, Bogazici University, Istanbul, Turkey"],"affiliations":[{"raw_affiliation_string":"Bogazici University, Istanbul, Turkey","institution_ids":["https://openalex.org/I4405392"]},{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Bogazici University, Istanbul, Turkey","institution_ids":["https://openalex.org/I4405392"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5048055344"],"corresponding_institution_ids":["https://openalex.org/I51826884"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07225357,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"245","last_page":"248"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.7911971807479858},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.6982952952384949},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6361615061759949},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.6348475813865662},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.6322934627532959},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.5666282176971436},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5011007785797119},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4966474175453186},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4498252272605896},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4449550211429596},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.44494864344596863},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.43058034777641296},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3866356611251831},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3525373935699463},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.26600855588912964},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23899534344673157},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1371067464351654}],"concepts":[{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.7911971807479858},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.6982952952384949},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6361615061759949},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.6348475813865662},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.6322934627532959},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.5666282176971436},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5011007785797119},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4966474175453186},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4498252272605896},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4449550211429596},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.44494864344596863},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.43058034777641296},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3866356611251831},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3525373935699463},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.26600855588912964},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23899534344673157},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1371067464351654},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0}],"mesh":[],"locations_count":6,"locations":[{"id":"doi:10.1109/smacd.2019.8795252","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd.2019.8795252","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.tue.nl:openaire_cris_publications/45402fb3-f761-4013-80c9-fa04cc41f3b7","is_oa":false,"landing_page_url":"https://research.tue.nl/en/publications/45402fb3-f761-4013-80c9-fa04cc41f3b7","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Afacan, E, Berkol, G & D\u00fcndar, G 2019, Post-silicon validation of yield-aware analog circuit synthesis. in SMACD 2019 - 16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design, Proceedings., 8795252, Institute of Electrical and Electronics Engineers, Piscataway, pp. 245-248, 16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design, SMACD 2019, Lausanne, Switzerland, 15/07/19. https://doi.org/10.1109/SMACD.2019.8795252","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:913802","is_oa":false,"landing_page_url":"http://library.tue.nl/csp/dare/LinkToRepository.csp?recordnumber=913802","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""},{"id":"pmh:oai:library.tue.nl:913802","is_oa":false,"landing_page_url":"http://repository.tue.nl/913802","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""},{"id":"pmh:oai:pure.tue.nl:publications/45402fb3-f761-4013-80c9-fa04cc41f3b7","is_oa":false,"landing_page_url":"http://www.scopus.com/inward/record.url?scp=85071598255&partnerID=8YFLogxK","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Afacan, E, Berkol, G & D\u00fcndar, G 2019, Post-silicon validation of yield-aware analog circuit synthesis. in SMACD 2019 - 16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design, Proceedings., 8795252, Institute of Electrical and Electronics Engineers, Piscataway, pp. 245-248, 16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design, SMACD 2019, Lausanne, Switzerland, 15/07/19. https://doi.org/10.1109/SMACD.2019.8795252","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:tue:oai:pure.tue.nl:publications/45402fb3-f761-4013-80c9-fa04cc41f3b7","is_oa":false,"landing_page_url":"https://research.tue.nl/nl/publications/45402fb3-f761-4013-80c9-fa04cc41f3b7","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"SMACD 2019 - 16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design, Proceedings, 245 - 248","raw_type":"info:eu-repo/semantics/conferencepaper"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4399999976158142,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1975150031","https://openalex.org/W2105214055","https://openalex.org/W2117564662","https://openalex.org/W2126639080","https://openalex.org/W2154989823","https://openalex.org/W2156076271","https://openalex.org/W2157452857","https://openalex.org/W2293251717","https://openalex.org/W2405466161","https://openalex.org/W4242383160","https://openalex.org/W4243099375","https://openalex.org/W6677260540","https://openalex.org/W6824750349"],"related_works":["https://openalex.org/W2743305891","https://openalex.org/W3205162826","https://openalex.org/W2122028826","https://openalex.org/W4321510758","https://openalex.org/W4389672975","https://openalex.org/W2110346573","https://openalex.org/W1553422968","https://openalex.org/W2154454108","https://openalex.org/W2168458994","https://openalex.org/W1974416117"],"abstract_inverted_index":{"Analog/RF":[0],"circuit":[1,18,35,115,126,145],"design":[2,27,36,69],"automation":[3,37,70],"tools":[4,38,60,71,117],"have":[5,39,51],"become":[6],"more":[7],"popular":[8],"in":[9,88,94,118],"recent":[10],"years.":[11],"Conventionally,":[12],"evolutionary":[13],"algorithms":[14],"are":[15,77],"employed":[16],"during":[17],"sizing":[19,116,127,146],"and":[20,111,155],"layout":[21,85],"generation":[22],"processes;":[23],"thus,":[24],"time":[25],"to":[26,96],"can":[28],"be":[29],"considerably":[30],"reduced.":[31],"Furthermore,":[32],"yield-aware":[33,114,125,144],"analog":[34],"been":[40],"developed":[41],"by":[42,163],"integrating":[43],"variability":[44],"analysis":[45],"with":[46,159],"the":[47,56,63,66,81,98,119,160,164],"optimization.":[48],"Previous":[49],"works":[50],"mostly":[52],"focused":[53],"on":[54,131],"improving":[55],"efficiency":[57],"of":[58,68,100,113],"optimization":[59],"without":[61],"sacrificing":[62],"accuracy.":[64],"However,":[65],"accuracy":[67],"is":[72,92,108,129],"still":[73],"argumentative":[74],"since":[75],"they":[76],"validated":[78,130],"either":[79],"at":[80],"pre-":[82],"or":[83],"post-":[84],"level.":[86],"But,":[87],"practice,":[89],"post-silicon":[90],"measurement":[91],"mandatory":[93],"order":[95],"verify":[97],"robustness":[99],"synthesis":[101],"tools.":[102],"To":[103],"our":[104],"best":[105],"knowledge,":[106],"there":[107],"no":[109],"implementation":[110],"verification":[112],"literature.":[120],"In":[121],"this":[122],"study,":[123],"a":[124,143,148],"tool":[128],"silicon.":[132],"For":[133],"that":[134],"purpose,":[135],"two":[136],"different":[137],"OTA":[138],"circuits":[139],"were":[140,157],"optimized":[141],"using":[142],"tool,":[147],"test":[149],"chip":[150],"was":[151],"designed,":[152],"taped-out,":[153],"characterized,":[154],"results":[156,161],"compared":[158],"generated":[162],"optimizer.":[165]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}