{"id":"https://openalex.org/W2967219744","doi":"https://doi.org/10.1109/smacd.2019.8795235","title":"Analog Layout Placement Based on Unit Elements and Routing Channel Estimation","display_name":"Analog Layout Placement Based on Unit Elements and Routing Channel Estimation","publication_year":2019,"publication_date":"2019-07-01","ids":{"openalex":"https://openalex.org/W2967219744","doi":"https://doi.org/10.1109/smacd.2019.8795235","mag":"2967219744"},"language":"en","primary_location":{"id":"doi:10.1109/smacd.2019.8795235","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd.2019.8795235","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029681478","display_name":"Sherif Mohamed","orcid":"https://orcid.org/0000-0001-9437-4799"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Sherif Ahmed Mohamed","raw_affiliation_strings":["Mixel, Egypt, Cairo, Egypt"],"affiliations":[{"raw_affiliation_string":"Mixel, Egypt, Cairo, Egypt","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000468193","display_name":"Mohamed Dessouky","orcid":"https://orcid.org/0000-0003-3829-6284"},"institutions":[{"id":"https://openalex.org/I107720978","display_name":"Ain Shams University","ror":"https://ror.org/00cb9w016","country_code":"EG","type":"education","lineage":["https://openalex.org/I107720978"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Mohamed Dessouky","raw_affiliation_strings":["Ain Shams University, Cairo, Egypt"],"affiliations":[{"raw_affiliation_string":"Ain Shams University, Cairo, Egypt","institution_ids":["https://openalex.org/I107720978"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046176465","display_name":"Fady Atef Naguib","orcid":null},"institutions":[{"id":"https://openalex.org/I107720978","display_name":"Ain Shams University","ror":"https://ror.org/00cb9w016","country_code":"EG","type":"education","lineage":["https://openalex.org/I107720978"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Fady Atef Naguib","raw_affiliation_strings":["Ain Shams University, Cairo, Egypt"],"affiliations":[{"raw_affiliation_string":"Ain Shams University, Cairo, Egypt","institution_ids":["https://openalex.org/I107720978"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5019585353","display_name":"Soha Hamed","orcid":null},"institutions":[{"id":"https://openalex.org/I107720978","display_name":"Ain Shams University","ror":"https://ror.org/00cb9w016","country_code":"EG","type":"education","lineage":["https://openalex.org/I107720978"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Soha Hamed","raw_affiliation_strings":["Ain Shams University, Cairo, Egypt"],"affiliations":[{"raw_affiliation_string":"Ain Shams University, Cairo, Egypt","institution_ids":["https://openalex.org/I107720978"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5029681478"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2385,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.54678063,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"29","last_page":"32"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12784","display_name":"Modular Robots and Swarm Intelligence","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/2210","display_name":"Mechanical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12162","display_name":"Cellular Automata and Applications","score":0.9898999929428101,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7263548970222473},{"id":"https://openalex.org/keywords/ic-layout-editor","display_name":"IC layout editor","score":0.6856011152267456},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6727939248085022},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.6275730133056641},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.5927729606628418},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.5722463726997375},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.5560304522514343},{"id":"https://openalex.org/keywords/design-layout-record","display_name":"Design layout record","score":0.5315567851066589},{"id":"https://openalex.org/keywords/estimator","display_name":"Estimator","score":0.4633505940437317},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.41479143500328064},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.29593425989151},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22595658898353577},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20906049013137817},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.17273461818695068},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.165935218334198},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.16182318329811096},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.14600366353988647},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12204915285110474},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11544731259346008},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.08554679155349731}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7263548970222473},{"id":"https://openalex.org/C5546195","wikidata":"https://www.wikidata.org/wiki/Q5969842","display_name":"IC layout editor","level":5,"score":0.6856011152267456},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6727939248085022},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.6275730133056641},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.5927729606628418},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.5722463726997375},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.5560304522514343},{"id":"https://openalex.org/C179145894","wikidata":"https://www.wikidata.org/wiki/Q5264353","display_name":"Design layout record","level":5,"score":0.5315567851066589},{"id":"https://openalex.org/C185429906","wikidata":"https://www.wikidata.org/wiki/Q1130160","display_name":"Estimator","level":2,"score":0.4633505940437317},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.41479143500328064},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.29593425989151},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22595658898353577},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20906049013137817},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.17273461818695068},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.165935218334198},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.16182318329811096},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.14600366353988647},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12204915285110474},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11544731259346008},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.08554679155349731},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/smacd.2019.8795235","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd.2019.8795235","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1996605065","https://openalex.org/W2074590526","https://openalex.org/W2121545913","https://openalex.org/W2145458600","https://openalex.org/W2146519106","https://openalex.org/W2370121430","https://openalex.org/W2498936505"],"related_works":["https://openalex.org/W3183816574","https://openalex.org/W3097018712","https://openalex.org/W2034646262","https://openalex.org/W2156771075","https://openalex.org/W2147883522","https://openalex.org/W2134806787","https://openalex.org/W1771324583","https://openalex.org/W2167484077","https://openalex.org/W2167841124","https://openalex.org/W2127883609","https://openalex.org/W2111776955","https://openalex.org/W2130013949","https://openalex.org/W2171530585","https://openalex.org/W2085677959","https://openalex.org/W2096746872","https://openalex.org/W2122976208","https://openalex.org/W3168219749","https://openalex.org/W1903420944","https://openalex.org/W2147627830","https://openalex.org/W2466238913"],"abstract_inverted_index":{"This":[0,79],"paper":[1],"presents":[2],"ananalog":[3],"layout":[4,42,63,88,107],"placement":[5,59],"and":[6,38,96],"routingflow":[7],"based":[8,15,89],"on":[9,16,90],"device":[10,55],"unit":[11],"elements.":[12],"Device":[13],"placementis":[14],"Satisfiability":[17],"Modulo":[18],"Theoriestechniques,":[19],"whiledevice":[20],"routing":[21,46,56],"uses":[22],"a":[23,81,104],"predefined":[24],"procedural":[25],"router.":[26],"The":[27,99],"placer":[28],"tool":[29],"implicitly":[30],"generates":[31],"multiple":[32],"layouts":[33],"that":[34],"fulfill":[35],"thegiven":[36],"constraints":[37],"hence":[39],"constructs":[40],"the":[41,51,69,86,91],"shape":[43],"function.":[44],"A":[45],"channel":[47],"estimator":[48],"then":[49],"calculates":[50],"area":[52,97],"required":[53],"by":[54],"for":[57],"each":[58],"solution":[60],"without":[61],"any":[62],"generation.":[64,108],"It":[65],"takes":[66],"into":[67],"account":[68],"type":[70],"of":[71,85],"matched":[72],"groups":[73],"as":[74,76],"well":[75],"net":[77],"currents.":[78],"allows":[80],"more":[82],"realistic":[83],"choice":[84],"optimum":[87],"overall":[92],"system":[93],"aspect":[94],"ratio":[95],"constraints.":[98],"flow":[100],"is":[101],"demonstrated":[102],"using":[103],"Folded-Cascode":[105],"OTA":[106]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}