{"id":"https://openalex.org/W2968542151","doi":"https://doi.org/10.1109/smacd.2019.8795234","title":"Self-Testing Analog Spiking Neuron Circuit","display_name":"Self-Testing Analog Spiking Neuron Circuit","publication_year":2019,"publication_date":"2019-07-01","ids":{"openalex":"https://openalex.org/W2968542151","doi":"https://doi.org/10.1109/smacd.2019.8795234","mag":"2968542151"},"language":"en","primary_location":{"id":"doi:10.1109/smacd.2019.8795234","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd.2019.8795234","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hal.science/hal-02164969","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046916015","display_name":"Sarah A. El-Sayed","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]},{"id":"https://openalex.org/I4210159731","display_name":"LIP6","ror":"https://ror.org/05krcen59","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I39804081","https://openalex.org/I4210159245","https://openalex.org/I4210159731"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Sarah A. El-Sayed","raw_affiliation_strings":["CNRS, LIP6, Sorbonne Université, Paris, France","CIAN - Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques (France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CNRS, LIP6, Sorbonne Université, Paris, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I39804081","https://openalex.org/I4210159731"]},{"raw_affiliation_string":"CIAN - Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques (France)","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006993163","display_name":"Luis A. Camu\u00f1as-Mesa","orcid":"https://orcid.org/0000-0002-3425-854X"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Luis A. Camu\u00f1as-Mesa","raw_affiliation_strings":["Instituto de Microelectrónica de Sevilla (IMSE-CNM), CSIC y Universidad de Sevilla, Sevilla, Spain","IMSE-CNM - Instituto de Microelectr\u00f3nica de Sevilla (Seville Institute of Microelectronics \r\nEdificio CICA, Avda Reina Mercedes s/n 41012 Sevilla - Spain)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Microelectrónica de Sevilla (IMSE-CNM), CSIC y Universidad de Sevilla, Sevilla, Spain","institution_ids":["https://openalex.org/I4210104545"]},{"raw_affiliation_string":"IMSE-CNM - Instituto de Microelectr\u00f3nica de Sevilla (Seville Institute of Microelectronics \r\nEdificio CICA, Avda Reina Mercedes s/n 41012 Sevilla - Spain)","institution_ids":["https://openalex.org/I4210104545"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025922642","display_name":"B. Linares-Barranco","orcid":"https://orcid.org/0000-0002-1813-4889"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Bernab\u00e9 Linares-Barranco","raw_affiliation_strings":["Instituto de Microelectrónica de Sevilla (IMSE-CNM), CSIC y Universidad de Sevilla, Sevilla, Spain","IMSE-CNM - Instituto de Microelectr\u00f3nica de Sevilla (Seville Institute of Microelectronics \r\nEdificio CICA, Avda Reina Mercedes s/n 41012 Sevilla - Spain)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Microelectrónica de Sevilla (IMSE-CNM), CSIC y Universidad de Sevilla, Sevilla, Spain","institution_ids":["https://openalex.org/I4210104545"]},{"raw_affiliation_string":"IMSE-CNM - Instituto de Microelectr\u00f3nica de Sevilla (Seville Institute of Microelectronics \r\nEdificio CICA, Avda Reina Mercedes s/n 41012 Sevilla - Spain)","institution_ids":["https://openalex.org/I4210104545"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091734149","display_name":"Haralampos\u2010G. Stratigopoulos","orcid":"https://orcid.org/0000-0002-9943-5607"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]},{"id":"https://openalex.org/I4210159731","display_name":"LIP6","ror":"https://ror.org/05krcen59","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I39804081","https://openalex.org/I4210159245","https://openalex.org/I4210159731"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Haralampos-G. Stratigopoulos","raw_affiliation_strings":["CNRS, LIP6, Sorbonne Université, Paris, France","CIAN - Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques (France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CNRS, LIP6, Sorbonne Université, Paris, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I39804081","https://openalex.org/I4210159731"]},{"raw_affiliation_string":"CIAN - Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques (France)","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.3894,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.8863981,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"81","last_page":"84"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7195091247558594},{"id":"https://openalex.org/keywords/digital-pattern-generator","display_name":"Digital pattern generator","score":0.6487250328063965},{"id":"https://openalex.org/keywords/spiking-neural-network","display_name":"Spiking neural network","score":0.6241514682769775},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.6019059419631958},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5616172552108765},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5424602031707764},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.527791440486908},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.47265827655792236},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4564923644065857},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.45271360874176025},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.44147005677223206},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.4299830198287964},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3751664161682129},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.31595176458358765},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.308465838432312},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2743675112724304},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2616961598396301},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20699670910835266},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15849816799163818},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.08776679635047913},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08723673224449158},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.072651207447052},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.07027071714401245},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.06770947575569153}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7195091247558594},{"id":"https://openalex.org/C151346624","wikidata":"https://www.wikidata.org/wiki/Q5276129","display_name":"Digital pattern generator","level":3,"score":0.6487250328063965},{"id":"https://openalex.org/C11731999","wikidata":"https://www.wikidata.org/wiki/Q9067355","display_name":"Spiking neural network","level":3,"score":0.6241514682769775},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.6019059419631958},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5616172552108765},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5424602031707764},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.527791440486908},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.47265827655792236},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4564923644065857},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.45271360874176025},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.44147005677223206},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.4299830198287964},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3751664161682129},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.31595176458358765},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.308465838432312},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2743675112724304},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2616961598396301},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20699670910835266},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15849816799163818},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.08776679635047913},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08723673224449158},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.072651207447052},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.07027071714401245},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.06770947575569153},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/smacd.2019.8795234","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd.2019.8795234","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-02164969v1","is_oa":true,"landing_page_url":"https://hal.science/hal-02164969","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD 2019), Jul 2019, Lausanne, Switzerland. pp.81-84, ⟨10.1109/SMACD.2019.8795234⟩","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:idus.us.es:11441/142243","is_oa":true,"landing_page_url":"https://idus.us.es/handle//11441/142243","pdf_url":null,"source":{"id":"https://openalex.org/S4306400333","display_name":"idUS (Universidad de Sevilla)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79238269","host_organization_name":"Universidad de Sevilla","host_organization_lineage":["https://openalex.org/I79238269"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:HAL:hal-02164969v1","is_oa":true,"landing_page_url":"https://hal.science/hal-02164969","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD 2019), Jul 2019, Lausanne, Switzerland. pp.81-84, ⟨10.1109/SMACD.2019.8795234⟩","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W101771737","https://openalex.org/W1524387321","https://openalex.org/W1595368737","https://openalex.org/W2006370340","https://openalex.org/W2046450149","https://openalex.org/W2056661320","https://openalex.org/W2057707608","https://openalex.org/W2084128131","https://openalex.org/W2095725009","https://openalex.org/W2122819799","https://openalex.org/W2148851402","https://openalex.org/W2156640153","https://openalex.org/W2163630896","https://openalex.org/W2164653071","https://openalex.org/W2330229777","https://openalex.org/W2553580748","https://openalex.org/W2567975304","https://openalex.org/W2595507424","https://openalex.org/W2620342231","https://openalex.org/W2741917766","https://openalex.org/W2785141883","https://openalex.org/W2810471131","https://openalex.org/W2811039059","https://openalex.org/W2897130165","https://openalex.org/W2918292551","https://openalex.org/W2964108906","https://openalex.org/W4289422228","https://openalex.org/W4300223384"],"related_works":["https://openalex.org/W2146381271","https://openalex.org/W1901574727","https://openalex.org/W2394143195","https://openalex.org/W2075985769","https://openalex.org/W1646128378","https://openalex.org/W2463482348","https://openalex.org/W2149724644","https://openalex.org/W2165948443","https://openalex.org/W2112983903","https://openalex.org/W1611136924"],"abstract_inverted_index":{"Hardware-implemented":[0],"neural":[1,27],"networks":[2],"are":[3],"foreseen":[4],"to":[5],"play":[6],"an":[7],"increasing":[8],"role":[9],"in":[10,70],"numerous":[11],"applications.":[12],"In":[13,29],"this":[14],"paper,":[15],"we":[16,31],"address":[17],"the":[18],"problem":[19],"of":[20,25,36,49],"post-manufacturing":[21],"test":[22],"and":[23,54],"self-test":[24,42,60],"hardware-implemented":[26],"networks.":[28],"particular,":[30],"propose":[32],"a":[33,37,45,50,55,65],"self-testable":[34],"version":[35],"spiking":[38,66],"neuron":[39,67],"circuit.":[40],"The":[41,59],"wrapper":[43],"is":[44,62],"compact":[46],"circuit":[47,68],"composed":[48],"low-precision":[51],"ramp":[52],"generator":[53],"small":[56],"digital":[57],"block.":[58],"principle":[61],"demonstrated":[63],"on":[64],"design":[69],"0.35\u03bc":[71],"m":[72],"CMOS":[73],"technology.":[74]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}