{"id":"https://openalex.org/W2967463583","doi":"https://doi.org/10.1109/smacd.2019.8795233","title":"PLL Real Number Modeling in SystemVerilog","display_name":"PLL Real Number Modeling in SystemVerilog","publication_year":2019,"publication_date":"2019-07-01","ids":{"openalex":"https://openalex.org/W2967463583","doi":"https://doi.org/10.1109/smacd.2019.8795233","mag":"2967463583"},"language":"en","primary_location":{"id":"doi:10.1109/smacd.2019.8795233","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd.2019.8795233","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015061419","display_name":"Mina Louis","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Mina Louis","raw_affiliation_strings":["A Siemens Business, Cairo, Egypt"],"affiliations":[{"raw_affiliation_string":"A Siemens Business, Cairo, Egypt","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109433151","display_name":"Dessouky Mohamed","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mohamed Dessouky","raw_affiliation_strings":["A Siemens Business, Cairo, Egypt"],"affiliations":[{"raw_affiliation_string":"A Siemens Business, Cairo, Egypt","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045345296","display_name":"Ashraf Salem","orcid":"https://orcid.org/0000-0002-7971-1707"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ashraf Salem","raw_affiliation_strings":["A Siemens Business, Cairo, Egypt"],"affiliations":[{"raw_affiliation_string":"A Siemens Business, Cairo, Egypt","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5015061419"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.363,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.61281922,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"2019","issue":null,"first_page":"257","last_page":"260"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.79941326379776},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7803643941879272},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.706295907497406},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.6227461695671082},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5566337704658508},{"id":"https://openalex.org/keywords/discrete-event-simulation","display_name":"Discrete event simulation","score":0.45426103472709656},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4454605281352997},{"id":"https://openalex.org/keywords/modeling-and-simulation","display_name":"Modeling and simulation","score":0.43333688378334045},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34909534454345703},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2912942171096802},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.2600167989730835},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.20912641286849976},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.20514875650405884},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.10722452402114868},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09473302960395813}],"concepts":[{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.79941326379776},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7803643941879272},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.706295907497406},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.6227461695671082},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5566337704658508},{"id":"https://openalex.org/C147203929","wikidata":"https://www.wikidata.org/wiki/Q574814","display_name":"Discrete event simulation","level":2,"score":0.45426103472709656},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4454605281352997},{"id":"https://openalex.org/C167343916","wikidata":"https://www.wikidata.org/wiki/Q6888384","display_name":"Modeling and simulation","level":2,"score":0.43333688378334045},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34909534454345703},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2912942171096802},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.2600167989730835},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.20912641286849976},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.20514875650405884},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.10722452402114868},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09473302960395813},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/smacd.2019.8795233","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd.2019.8795233","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"},{"id":"mag:3035655166","is_oa":false,"landing_page_url":"https://jglobal.jst.go.jp/en/detail?JGLOBAL_ID=201902210113713582","pdf_url":null,"source":{"id":"https://openalex.org/S4306512817","display_name":"IEEE Conference Proceedings","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":"IEEE Conference Proceedings","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4699999988079071,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2017092770","https://openalex.org/W2043696343","https://openalex.org/W2137398195","https://openalex.org/W2180303965","https://openalex.org/W2290492423","https://openalex.org/W2340429540","https://openalex.org/W2504507112","https://openalex.org/W2782738696"],"related_works":["https://openalex.org/W2107240870","https://openalex.org/W2136295006","https://openalex.org/W2165480138","https://openalex.org/W2107517480","https://openalex.org/W2131024837","https://openalex.org/W4231001357","https://openalex.org/W2063218591","https://openalex.org/W4210326786","https://openalex.org/W2117342402","https://openalex.org/W2539742022"],"abstract_inverted_index":{"This":[0],"paper":[1],"discusses":[2],"different":[3,76],"techniques":[4],"for":[5,17],"the":[6,22,46,75],"development":[7],"of":[8,25,48],"event-driven,":[9],"analog":[10,35],"functional":[11],"models":[12],"based":[13],"on":[14],"System":[15,31,86],"Verilog":[16,32,87],"system-level":[18],"verification.":[19],"It":[20,79],"leverages":[21],"recent":[23],"introduction":[24,47],"additional":[26],"real":[27],"number":[28],"capabilities":[29],"in":[30],"to":[33,45,73,92,97],"represent":[34],"signals,":[36],"known":[37],"by":[38],"Real":[39],"Number":[40],"Modeling":[41],"(RNM).":[42],"In":[43],"addition":[44],"composite":[49],"user-defined":[50],"net":[51],"types":[52],"that":[53,82],"can":[54],"carry":[55],"multiple":[56],"information,":[57],"e.g.":[58],"voltage,":[59],"current,":[60],"impedance,....":[61],"A":[62],"Phase":[63],"Locked":[64],"Loop":[65],"(PLL)":[66],"model":[67],"is":[68,80,90],"considered":[69],"as":[70],"a":[71,84,94,102],"vehicle":[72],"demonstrate":[74],"proposed":[77],"techniques.":[78],"shown":[81],"using":[83],"pure":[85],"model,":[88],"it":[89],"possible":[91],"achieve":[93],"comparable":[95],"accuracy":[96],"Spice":[98],"transistor-level":[99],"simulation":[100,104],"with":[101],"27x":[103],"speedup.":[105]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":4},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}