{"id":"https://openalex.org/W2887451430","doi":"https://doi.org/10.1109/smacd.2018.8434846","title":"Design and Error Analysis of Inductance Multiplier via Symbolic Algorithms","display_name":"Design and Error Analysis of Inductance Multiplier via Symbolic Algorithms","publication_year":2018,"publication_date":"2018-07-01","ids":{"openalex":"https://openalex.org/W2887451430","doi":"https://doi.org/10.1109/smacd.2018.8434846","mag":"2887451430"},"language":"en","primary_location":{"id":"doi:10.1109/smacd.2018.8434846","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd.2018.8434846","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 15th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071563668","display_name":"Ji\u0159\u00ed V\u00e1vra","orcid":"https://orcid.org/0000-0002-1510-0069"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jiri Vavra","raw_affiliation_strings":["Department of EE Univ. of Defence Brno Brno"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EE Univ. of Defence Brno Brno","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069658742","display_name":"Dalibor Biolek","orcid":"https://orcid.org/0000-0002-7607-6146"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Dalibor Biolek","raw_affiliation_strings":["Department of EE Univ. of Defence Brno Brno"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EE Univ. of Defence Brno Brno","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066848813","display_name":"Zden\u011bk Kolka","orcid":"https://orcid.org/0000-0002-7034-9430"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zdenek Kolka","raw_affiliation_strings":["Department of EE Univ. of Defence Brno Brno"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EE Univ. of Defence Brno Brno","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0867,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"265","last_page":"268"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.7029069662094116},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6856660842895508},{"id":"https://openalex.org/keywords/inductance","display_name":"Inductance","score":0.6814506649971008},{"id":"https://openalex.org/keywords/symbolic-data-analysis","display_name":"Symbolic data analysis","score":0.638685405254364},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5867478847503662},{"id":"https://openalex.org/keywords/ideal","display_name":"Ideal (ethics)","score":0.5065311193466187},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4759649634361267},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.44963687658309937},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3740861415863037},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3274219036102295},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3182535767555237},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.22517427802085876},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1402772068977356},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13739168643951416},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10800543427467346}],"concepts":[{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.7029069662094116},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6856660842895508},{"id":"https://openalex.org/C29210110","wikidata":"https://www.wikidata.org/wiki/Q177897","display_name":"Inductance","level":3,"score":0.6814506649971008},{"id":"https://openalex.org/C65620979","wikidata":"https://www.wikidata.org/wiki/Q7661176","display_name":"Symbolic data analysis","level":2,"score":0.638685405254364},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5867478847503662},{"id":"https://openalex.org/C2776639384","wikidata":"https://www.wikidata.org/wiki/Q840396","display_name":"Ideal (ethics)","level":2,"score":0.5065311193466187},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4759649634361267},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.44963687658309937},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3740861415863037},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3274219036102295},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3182535767555237},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.22517427802085876},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1402772068977356},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13739168643951416},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10800543427467346},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/smacd.2018.8434846","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd.2018.8434846","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 15th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","score":0.6899999976158142,"display_name":"Sustainable cities and communities"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1921754142","https://openalex.org/W2026913344","https://openalex.org/W2095937120","https://openalex.org/W2769468864"],"related_works":["https://openalex.org/W2371304091","https://openalex.org/W2606355273","https://openalex.org/W2590472383","https://openalex.org/W1496710700","https://openalex.org/W2383873009","https://openalex.org/W3215814706","https://openalex.org/W2069715591","https://openalex.org/W4299309126","https://openalex.org/W2127750297","https://openalex.org/W2010201573"],"abstract_inverted_index":{"A":[0],"procedure":[1,66],"supporting":[2],"the":[3,19,24,28,32,36,45,70],"design":[4],"and":[5],"optimization":[6],"of":[7,18,26,35,49,54,72],"analog":[8],"circuits":[9,50],"is":[10,13,67],"described.":[11],"It":[12],"based":[14],"on":[15,69],"symbolic":[16,47],"analysis":[17,48],"respective":[20],"linearized":[21],"model":[22],"with":[23],"aim":[25],"revealing":[27],"major":[29],"factors":[30],"influencing":[31],"non-ideal":[33],"behavior":[34],"designed":[37],"device.":[38],"SNAP":[39],"3,":[40],"a":[41,59],"powerful":[42],"tool":[43],"for":[44],"approximate":[46],"containing":[51],"assorted":[52],"types":[53],"active":[55],"building":[56],"blocks,":[57],"plays":[58],"key":[60],"role":[61],"in":[62],"this":[63],"process.":[64],"The":[65],"illustrated":[68],"example":[71],"inductance":[73],"multiplier.":[74]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}
