{"id":"https://openalex.org/W2736270720","doi":"https://doi.org/10.1109/smacd.2017.7981577","title":"Layout-aware challenges and a solution for the automatic synthesis of radio-frequency IC blocks","display_name":"Layout-aware challenges and a solution for the automatic synthesis of radio-frequency IC blocks","publication_year":2017,"publication_date":"2017-06-01","ids":{"openalex":"https://openalex.org/W2736270720","doi":"https://doi.org/10.1109/smacd.2017.7981577","mag":"2736270720"},"language":"en","primary_location":{"id":"doi:10.1109/smacd.2017.7981577","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd.2017.7981577","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 14th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060778711","display_name":"Ricardo Martins","orcid":"https://orcid.org/0000-0002-8251-1415"},"institutions":[{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]},{"id":"https://openalex.org/I4210120471","display_name":"Instituto de Telecomunica\u00e7\u00f5es","ror":"https://ror.org/02ht4fk33","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210120471"]}],"countries":["PT"],"is_corresponding":true,"raw_author_name":"R. Martins","raw_affiliation_strings":["Instituto de Telecomunica\u00e7\u00f5es, Instituto Superior T\u00e9cnico \u2014 Universidade de Lisboa, Lisboa, Portugal"],"affiliations":[{"raw_affiliation_string":"Instituto de Telecomunica\u00e7\u00f5es, Instituto Superior T\u00e9cnico \u2014 Universidade de Lisboa, Lisboa, Portugal","institution_ids":["https://openalex.org/I4210120471","https://openalex.org/I141596103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065716990","display_name":"Nuno Louren\u00e7o","orcid":"https://orcid.org/0000-0002-9625-6435"},"institutions":[{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]},{"id":"https://openalex.org/I4210120471","display_name":"Instituto de Telecomunica\u00e7\u00f5es","ror":"https://ror.org/02ht4fk33","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210120471"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"N. Lourenco","raw_affiliation_strings":["Instituto de Telecomunica\u00e7\u00f5es, Instituto Superior T\u00e9cnico \u2014 Universidade de Lisboa, Lisboa, Portugal"],"affiliations":[{"raw_affiliation_string":"Instituto de Telecomunica\u00e7\u00f5es, Instituto Superior T\u00e9cnico \u2014 Universidade de Lisboa, Lisboa, Portugal","institution_ids":["https://openalex.org/I4210120471","https://openalex.org/I141596103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073107689","display_name":"Ricardo P\u00f3voa","orcid":"https://orcid.org/0000-0003-2941-7494"},"institutions":[{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]},{"id":"https://openalex.org/I4210120471","display_name":"Instituto de Telecomunica\u00e7\u00f5es","ror":"https://ror.org/02ht4fk33","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210120471"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"R. Povoa","raw_affiliation_strings":["Instituto de Telecomunica\u00e7\u00f5es, Instituto Superior T\u00e9cnico \u2014 Universidade de Lisboa, Lisboa, Portugal"],"affiliations":[{"raw_affiliation_string":"Instituto de Telecomunica\u00e7\u00f5es, Instituto Superior T\u00e9cnico \u2014 Universidade de Lisboa, Lisboa, Portugal","institution_ids":["https://openalex.org/I4210120471","https://openalex.org/I141596103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075939956","display_name":"Ant\u00f3nio Canelas","orcid":"https://orcid.org/0000-0002-9414-742X"},"institutions":[{"id":"https://openalex.org/I4210120471","display_name":"Instituto de Telecomunica\u00e7\u00f5es","ror":"https://ror.org/02ht4fk33","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210120471"]},{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"A. Canelas","raw_affiliation_strings":["Instituto de Telecomunica\u00e7\u00f5es, Instituto Superior T\u00e9cnico \u2014 Universidade de Lisboa, Lisboa, Portugal"],"affiliations":[{"raw_affiliation_string":"Instituto de Telecomunica\u00e7\u00f5es, Instituto Superior T\u00e9cnico \u2014 Universidade de Lisboa, Lisboa, Portugal","institution_ids":["https://openalex.org/I4210120471","https://openalex.org/I141596103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056512471","display_name":"Nuno Horta","orcid":"https://orcid.org/0000-0002-1687-1447"},"institutions":[{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]},{"id":"https://openalex.org/I4210120471","display_name":"Instituto de Telecomunica\u00e7\u00f5es","ror":"https://ror.org/02ht4fk33","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210120471"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"N. Horta","raw_affiliation_strings":["Instituto de Telecomunica\u00e7\u00f5es, Instituto Superior T\u00e9cnico \u2014 Universidade de Lisboa, Lisboa, Portugal"],"affiliations":[{"raw_affiliation_string":"Instituto de Telecomunica\u00e7\u00f5es, Instituto Superior T\u00e9cnico \u2014 Universidade de Lisboa, Lisboa, Portugal","institution_ids":["https://openalex.org/I4210120471","https://openalex.org/I141596103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040394510","display_name":"F\u00e1bio Passos","orcid":"https://orcid.org/0000-0002-5638-7377"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]},{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"F. Passos","raw_affiliation_strings":["IMSE-CNM, CSIC, Universidad de Sevilla, Sevilla, Espa\u00f1a"],"affiliations":[{"raw_affiliation_string":"IMSE-CNM, CSIC, Universidad de Sevilla, Sevilla, Espa\u00f1a","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068422347","display_name":"R. Castro\u2010L\u00f3pez","orcid":"https://orcid.org/0000-0002-6247-3124"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]},{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"R. Castro-Lopez","raw_affiliation_strings":["IMSE-CNM, CSIC, Universidad de Sevilla, Sevilla, Espa\u00f1a"],"affiliations":[{"raw_affiliation_string":"IMSE-CNM, CSIC, Universidad de Sevilla, Sevilla, Espa\u00f1a","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011140420","display_name":"E. Roca","orcid":"https://orcid.org/0000-0001-6260-6495"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]},{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"E. Roca","raw_affiliation_strings":["IMSE-CNM, CSIC, Universidad de Sevilla, Sevilla, Espa\u00f1a"],"affiliations":[{"raw_affiliation_string":"IMSE-CNM, CSIC, Universidad de Sevilla, Sevilla, Espa\u00f1a","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041853563","display_name":"F.V. Fern\u00e1ndez","orcid":"https://orcid.org/0000-0001-8682-2280"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]},{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"F. Fernandez","raw_affiliation_strings":["IMSE-CNM, CSIC, Universidad de Sevilla, Sevilla, Espa\u00f1a"],"affiliations":[{"raw_affiliation_string":"IMSE-CNM, CSIC, Universidad de Sevilla, Sevilla, Espa\u00f1a","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5060778711"],"corresponding_institution_ids":["https://openalex.org/I141596103","https://openalex.org/I4210120471"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.08075588,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"36","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6464869976043701},{"id":"https://openalex.org/keywords/radio-frequency","display_name":"Radio frequency","score":0.5692999362945557},{"id":"https://openalex.org/keywords/design-layout-record","display_name":"Design layout record","score":0.56187903881073},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5474390387535095},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.536592960357666},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.5330615639686584},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.5060326457023621},{"id":"https://openalex.org/keywords/ic-layout-editor","display_name":"IC layout editor","score":0.5025513172149658},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.4929790496826172},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4697946310043335},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.46925947070121765},{"id":"https://openalex.org/keywords/inductor","display_name":"Inductor","score":0.46562856435775757},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.46559393405914307},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4612167775630951},{"id":"https://openalex.org/keywords/page-layout","display_name":"Page layout","score":0.44379061460494995},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43560701608657837},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4330100119113922},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.3843112885951996},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35098645091056824},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2466897964477539},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2327369749546051},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.22665005922317505},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.2181258201599121},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1436096727848053}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6464869976043701},{"id":"https://openalex.org/C74064498","wikidata":"https://www.wikidata.org/wiki/Q3396184","display_name":"Radio frequency","level":2,"score":0.5692999362945557},{"id":"https://openalex.org/C179145894","wikidata":"https://www.wikidata.org/wiki/Q5264353","display_name":"Design layout record","level":5,"score":0.56187903881073},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5474390387535095},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.536592960357666},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.5330615639686584},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.5060326457023621},{"id":"https://openalex.org/C5546195","wikidata":"https://www.wikidata.org/wiki/Q5969842","display_name":"IC layout editor","level":5,"score":0.5025513172149658},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.4929790496826172},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4697946310043335},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.46925947070121765},{"id":"https://openalex.org/C144534570","wikidata":"https://www.wikidata.org/wiki/Q5325","display_name":"Inductor","level":3,"score":0.46562856435775757},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.46559393405914307},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4612167775630951},{"id":"https://openalex.org/C188985296","wikidata":"https://www.wikidata.org/wiki/Q868954","display_name":"Page layout","level":2,"score":0.44379061460494995},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43560701608657837},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4330100119113922},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.3843112885951996},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35098645091056824},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2466897964477539},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2327369749546051},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.22665005922317505},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.2181258201599121},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1436096727848053},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C112698675","wikidata":"https://www.wikidata.org/wiki/Q37038","display_name":"Advertising","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/smacd.2017.7981577","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd.2017.7981577","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 14th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"},{"id":"pmh:oai:comum.rcaap.pt:10400.26/54470","is_oa":false,"landing_page_url":"http://hdl.handle.net/10400.26/54470","pdf_url":null,"source":{"id":"https://openalex.org/S4306402433","display_name":"Portuguese National Funding Agency for Science, Research and Technology (RCAAP Project by FCT)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference object"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.49000000953674316,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W304026244","https://openalex.org/W1521005979","https://openalex.org/W1565715208","https://openalex.org/W1854348697","https://openalex.org/W1998752433","https://openalex.org/W2068923837","https://openalex.org/W2111776955","https://openalex.org/W2113068346","https://openalex.org/W2115942268","https://openalex.org/W2116989584","https://openalex.org/W2125229087","https://openalex.org/W2136848459","https://openalex.org/W2346640828","https://openalex.org/W2368587440","https://openalex.org/W2412425681","https://openalex.org/W2532972346","https://openalex.org/W2580673640","https://openalex.org/W4234273403","https://openalex.org/W4237782389","https://openalex.org/W4244194021","https://openalex.org/W6667743485","https://openalex.org/W6677227780","https://openalex.org/W6680476635"],"related_works":["https://openalex.org/W2357425846","https://openalex.org/W2091329789","https://openalex.org/W2595178692","https://openalex.org/W1873584906","https://openalex.org/W1605062719","https://openalex.org/W583900352","https://openalex.org/W2248366743","https://openalex.org/W2376028644","https://openalex.org/W1964352816","https://openalex.org/W2583707817"],"abstract_inverted_index":{"In":[0],"this":[1,26],"paper,":[2],"the":[3,8,13,41,53,78,84,96],"major":[4,80],"methodologies":[5],"proposed":[6,50],"in":[7],"last":[9],"years":[10],"to":[11,24,31,76],"speed-up":[12],"synthesis":[14],"of":[15,43,56,82,86,99],"radio-frequency":[16],"integrated":[17,88],"circuits":[18],"blocks":[19],"are":[20,28],"overviewed.":[21],"The":[22,49,73],"challenges":[23],"automate":[25],"task":[27],"discussed,":[29],"and,":[30],"avoid":[32],"non-systematic":[33],"iterations":[34],"between":[35],"circuit":[36,66],"and":[37,70,90],"layout":[38,71,92],"design":[39,60,85,100],"steps,":[40],"architecture":[42],"an":[44],"innovative":[45],"solution":[46],"is":[47],"proposed.":[48],"tool":[51],"exploits":[52],"full":[54],"capabilities":[55],"most":[57],"established":[58],"computer-aided":[59],"tools":[61],"available":[62],"nowadays,":[63],"i.e.,":[64],"off-the-shelf":[65],"simulator,":[67],"electromagnetic":[68],"simulator":[69],"extractor.":[72],"approach":[74],"intends":[75],"bypass":[77],"two":[79],"bottlenecks":[81],"RF-design:":[83],"reliable":[87],"inductors":[89],"accurate":[91],"parasitic":[93],"estimates":[94],"since":[95],"early":[97],"stages":[98],"process.":[101]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}