{"id":"https://openalex.org/W2736049698","doi":"https://doi.org/10.1109/smacd.2017.7981563","title":"Comparing code coverage metrics for analog behavioral models","display_name":"Comparing code coverage metrics for analog behavioral models","publication_year":2017,"publication_date":"2017-06-01","ids":{"openalex":"https://openalex.org/W2736049698","doi":"https://doi.org/10.1109/smacd.2017.7981563","mag":"2736049698"},"language":"en","primary_location":{"id":"doi:10.1109/smacd.2017.7981563","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd.2017.7981563","pdf_url":null,"source":null,"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 14th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062169703","display_name":"Andreas F\u00fcrtig","orcid":null},"institutions":[{"id":"https://openalex.org/I114090438","display_name":"Goethe University Frankfurt","ror":"https://ror.org/04cvxnb49","country_code":"DE","type":"education","lineage":["https://openalex.org/I114090438"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Andreas Furtig","raw_affiliation_strings":["Institute for Computer Science, Goethe Universit\u00e4t Frankfurt a. M., Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Computer Science, Goethe Universit\u00e4t Frankfurt a. M., Germany","institution_ids":["https://openalex.org/I114090438"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029423025","display_name":"Moritz Paschke","orcid":null},"institutions":[{"id":"https://openalex.org/I114090438","display_name":"Goethe University Frankfurt","ror":"https://ror.org/04cvxnb49","country_code":"DE","type":"education","lineage":["https://openalex.org/I114090438"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Moritz Paschke","raw_affiliation_strings":["Institute for Computer Science, Goethe Universit\u00e4t Frankfurt a. M., Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Computer Science, Goethe Universit\u00e4t Frankfurt a. M., Germany","institution_ids":["https://openalex.org/I114090438"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038049766","display_name":"Lars Hedrich","orcid":null},"institutions":[{"id":"https://openalex.org/I114090438","display_name":"Goethe University Frankfurt","ror":"https://ror.org/04cvxnb49","country_code":"DE","type":"education","lineage":["https://openalex.org/I114090438"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Lars Hedrich","raw_affiliation_strings":["Institute for Computer Science, Goethe Universit\u00e4t Frankfurt a. M., Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Computer Science, Goethe Universit\u00e4t Frankfurt a. M., Germany","institution_ids":["https://openalex.org/I114090438"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6936,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.692538,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.78910231590271},{"id":"https://openalex.org/keywords/behavioral-modeling","display_name":"Behavioral modeling","score":0.5747656226158142},{"id":"https://openalex.org/keywords/completeness","display_name":"Completeness (order theory)","score":0.5593168139457703},{"id":"https://openalex.org/keywords/sketch","display_name":"Sketch","score":0.5533650517463684},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.5412807464599609},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5160488486289978},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.49660640954971313},{"id":"https://openalex.org/keywords/metric","display_name":"Metric (unit)","score":0.4917204678058624},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4605511724948883},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3547065556049347},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.26877307891845703},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2517249286174774},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.22584986686706543},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1016494631767273}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.78910231590271},{"id":"https://openalex.org/C78639753","wikidata":"https://www.wikidata.org/wiki/Q3318160","display_name":"Behavioral modeling","level":2,"score":0.5747656226158142},{"id":"https://openalex.org/C17231256","wikidata":"https://www.wikidata.org/wiki/Q5156540","display_name":"Completeness (order theory)","level":2,"score":0.5593168139457703},{"id":"https://openalex.org/C2779231336","wikidata":"https://www.wikidata.org/wiki/Q7534724","display_name":"Sketch","level":2,"score":0.5533650517463684},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.5412807464599609},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5160488486289978},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.49660640954971313},{"id":"https://openalex.org/C176217482","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Metric (unit)","level":2,"score":0.4917204678058624},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4605511724948883},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3547065556049347},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.26877307891845703},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2517249286174774},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.22584986686706543},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1016494631767273},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/smacd.2017.7981563","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd.2017.7981563","pdf_url":null,"source":null,"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 14th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4099999964237213,"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W127224647","https://openalex.org/W1538643901","https://openalex.org/W1600068019","https://openalex.org/W1987748258","https://openalex.org/W2023730632","https://openalex.org/W2079826846","https://openalex.org/W2093461697","https://openalex.org/W2129149437","https://openalex.org/W2145738444","https://openalex.org/W2152220626","https://openalex.org/W2600352774","https://openalex.org/W4239189021","https://openalex.org/W6674052246"],"related_works":["https://openalex.org/W272196929","https://openalex.org/W1976825283","https://openalex.org/W2109598287","https://openalex.org/W1479853232","https://openalex.org/W2106026059","https://openalex.org/W4250494863","https://openalex.org/W2546264221","https://openalex.org/W2942559329","https://openalex.org/W2123413823","https://openalex.org/W2096701392"],"abstract_inverted_index":{"In":[0],"current":[1],"applications":[2],"Analog/Mixed-Signal":[3],"(AMS)":[4],"circuits":[5],"gets":[6],"increasingly":[7],"demanding.":[8],"To":[9],"speed":[10],"up":[11],"the":[12,17,79,96,101,105,116],"design":[13,18],"process":[14],"parts":[15],"of":[16,40,100,118],"were":[19],"implemented":[20],"in":[21,38],"hardware":[22],"description":[23],"languages.":[24],"Besides":[25],"positive":[26],"aspects":[27],"like":[28],"simulation":[29],"processing":[30],"times":[31],"these":[32],"models":[33],"need":[34],"to":[35,61,90,114],"be":[36],"checked":[37],"terms":[39],"verification":[41,120],"run":[42,121],"set":[43],"completeness,":[44],"i.e.":[45],"input":[46],"stimuli,":[47],"parameter":[48],"setting,":[49],"and":[50,77,88,110],"test":[51],"bench":[52],"circuitry.":[53],"For":[54],"this":[55],"purposes":[56],"we":[57],"present":[58],"a":[59,91,112,119],"methodology":[60,106],"adopt":[62],"code":[63],"coverage":[64,83,92],"metrics":[65],"on":[66,95,107],"Verilog-A":[67],"models.":[68],"A":[69],"public":[70],"domain":[71],"analog":[72,98],"circuit":[73],"simulator":[74],"automatically":[75,86],"instruments":[76],"executes":[78],"behavioral":[80],"description.":[81],"The":[82],"results":[84],"are":[85],"annotated":[87],"compared":[89],"metric":[93],"based":[94],"reachable":[97],"state-space":[99],"circuit.":[102],"We":[103],"discuss":[104],"several":[108],"examples":[109],"sketch":[111],"path":[113],"improve":[115],"completeness":[117],"set.":[122]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}