{"id":"https://openalex.org/W2735844388","doi":"https://doi.org/10.1109/smacd.2017.7981560","title":"A toolbox for the symbolic analysis and simulation of linear analog circuits","display_name":"A toolbox for the symbolic analysis and simulation of linear analog circuits","publication_year":2017,"publication_date":"2017-06-01","ids":{"openalex":"https://openalex.org/W2735844388","doi":"https://doi.org/10.1109/smacd.2017.7981560","mag":"2735844388"},"language":"en","primary_location":{"id":"doi:10.1109/smacd.2017.7981560","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd.2017.7981560","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 14th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017754660","display_name":"Giorgio Antonino Vazzana","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Giorgio Antonino Vazzana","raw_affiliation_strings":["pureLiFi, Edinburgh, United Kingdom"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"pureLiFi, Edinburgh, United Kingdom","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078615947","display_name":"Alfio Dario Grasso","orcid":"https://orcid.org/0000-0002-5707-9683"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alfio Dario Grasso","raw_affiliation_strings":["DIEEI (Dipartimento di Ingegneria Elettrica, Elettronica e Informatica), Universit\u00e0 di Catania, Catania, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DIEEI (Dipartimento di Ingegneria Elettrica, Elettronica e Informatica), Universit\u00e0 di Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004729135","display_name":"Salvatore Pennisi","orcid":"https://orcid.org/0000-0002-5803-484X"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Salvatore Pennisi","raw_affiliation_strings":["DIEEI (Dipartimento di Ingegneria Elettrica, Elettronica e Informatica), Universit\u00e0 di Catania, Catania, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DIEEI (Dipartimento di Ingegneria Elettrica, Elettronica e Informatica), Universit\u00e0 di Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"22","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.9135671854019165},{"id":"https://openalex.org/keywords/toolbox","display_name":"Toolbox","score":0.7580578923225403},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7568398118019104},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.6661861538887024},{"id":"https://openalex.org/keywords/symbolic-data-analysis","display_name":"Symbolic data analysis","score":0.6390138864517212},{"id":"https://openalex.org/keywords/matlab","display_name":"MATLAB","score":0.58644700050354},{"id":"https://openalex.org/keywords/linear-circuit","display_name":"Linear circuit","score":0.5066552758216858},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.44925105571746826},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.445998877286911},{"id":"https://openalex.org/keywords/network-analysis","display_name":"Network analysis","score":0.4371236562728882},{"id":"https://openalex.org/keywords/nodal-analysis","display_name":"Nodal analysis","score":0.42279714345932007},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3779894709587097},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.37796077132225037},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3752533793449402},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3741518259048462},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.26474225521087646},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1678515076637268},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1105460524559021},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11030527949333191},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0935157835483551}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.9135671854019165},{"id":"https://openalex.org/C2777655017","wikidata":"https://www.wikidata.org/wiki/Q1501161","display_name":"Toolbox","level":2,"score":0.7580578923225403},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7568398118019104},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.6661861538887024},{"id":"https://openalex.org/C65620979","wikidata":"https://www.wikidata.org/wiki/Q7661176","display_name":"Symbolic data analysis","level":2,"score":0.6390138864517212},{"id":"https://openalex.org/C2780365114","wikidata":"https://www.wikidata.org/wiki/Q169478","display_name":"MATLAB","level":2,"score":0.58644700050354},{"id":"https://openalex.org/C194571574","wikidata":"https://www.wikidata.org/wiki/Q2251187","display_name":"Linear circuit","level":4,"score":0.5066552758216858},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.44925105571746826},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.445998877286911},{"id":"https://openalex.org/C32946077","wikidata":"https://www.wikidata.org/wiki/Q618079","display_name":"Network analysis","level":2,"score":0.4371236562728882},{"id":"https://openalex.org/C105473148","wikidata":"https://www.wikidata.org/wiki/Q1203451","display_name":"Nodal analysis","level":2,"score":0.42279714345932007},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3779894709587097},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.37796077132225037},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3752533793449402},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3741518259048462},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.26474225521087646},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1678515076637268},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1105460524559021},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11030527949333191},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0935157835483551},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/smacd.2017.7981560","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd.2017.7981560","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 14th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W58381900","https://openalex.org/W1643989195","https://openalex.org/W1900693380","https://openalex.org/W2102124566","https://openalex.org/W2113127220","https://openalex.org/W2122691518","https://openalex.org/W2125341661","https://openalex.org/W2131189523","https://openalex.org/W2139030761","https://openalex.org/W4242609991","https://openalex.org/W6680641309"],"related_works":["https://openalex.org/W1556171578","https://openalex.org/W2095114068","https://openalex.org/W2067189296","https://openalex.org/W832528794","https://openalex.org/W2443453557","https://openalex.org/W2736010003","https://openalex.org/W2073207032","https://openalex.org/W2105957093","https://openalex.org/W2184908786","https://openalex.org/W2272133747"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,44],"Matlab":[4,86],"toolbox":[5],"for":[6,37,63,88],"the":[7,29,33,47,50,55,64,83,95,98],"symbolic":[8,71],"analysis":[9],"and":[10,31,39,54,81],"simulation":[11],"of":[12,70,85,97],"linear":[13,26],"analog":[14],"circuits.":[15],"The":[16,76],"simulator":[17],"uses":[18],"Modified":[19],"Nodal":[20],"Analysis":[21],"(MNA)":[22],"method":[23],"to":[24],"solve":[25],"networks":[27],"in":[28,57],"s-domain":[30],"exploits":[32,82],"Symbolic":[34],"Math":[35],"Toolbox":[36],"post-processing":[38],"numerical":[40,89],"simulation.":[41],"Starting":[42],"from":[43],"SPICE-like":[45],"netlist,":[46],"tool":[48,77,100],"evaluates":[49],"circuit":[51],"node":[52],"voltages":[53],"current":[56],"each":[58],"independent":[59],"voltage":[60],"source.":[61],"Algorithms":[62],"simplification,":[65],"with":[66],"potential":[67],"order":[68],"reduction,":[69],"expressions":[72],"were":[73],"also":[74],"developed.":[75],"is":[78,101],"highly":[79],"customizable":[80],"potentialities":[84],"environment":[87],"simulations.":[90],"A":[91],"design":[92],"example":[93],"confirming":[94],"effectiveness":[96],"proposed":[99],"given.":[102]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":3}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}