{"id":"https://openalex.org/W2475655475","doi":"https://doi.org/10.1109/smacd.2016.7520740","title":"Automated analog IC design constraints generation for a layout-aware sizing approach","display_name":"Automated analog IC design constraints generation for a layout-aware sizing approach","publication_year":2016,"publication_date":"2016-06-01","ids":{"openalex":"https://openalex.org/W2475655475","doi":"https://doi.org/10.1109/smacd.2016.7520740","mag":"2475655475"},"language":"en","primary_location":{"id":"doi:10.1109/smacd.2016.7520740","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd.2016.7520740","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 13th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081033888","display_name":"Andre A. Ferreira","orcid":"https://orcid.org/0000-0002-0618-4694"},"institutions":[{"id":"https://openalex.org/I4387152517","display_name":"Instituto Superior T\u00e9cnico","ror":"https://ror.org/03db2by73","country_code":null,"type":"education","lineage":["https://openalex.org/I141596103","https://openalex.org/I4387152517"]},{"id":"https://openalex.org/I4210120471","display_name":"Instituto de Telecomunica\u00e7\u00f5es","ror":"https://ror.org/02ht4fk33","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210120471"]}],"countries":["PT"],"is_corresponding":true,"raw_author_name":"Andre Ferreira","raw_affiliation_strings":["Instituto de Telecomunica\u00e7\u00f5es, Instituto Superior T\u00e9cnico - ULisbon, Lisboa, Portugal"],"affiliations":[{"raw_affiliation_string":"Instituto de Telecomunica\u00e7\u00f5es, Instituto Superior T\u00e9cnico - ULisbon, Lisboa, Portugal","institution_ids":["https://openalex.org/I4210120471","https://openalex.org/I4387152517"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065716990","display_name":"Nuno Louren\u00e7o","orcid":"https://orcid.org/0000-0002-9625-6435"},"institutions":[{"id":"https://openalex.org/I4387152517","display_name":"Instituto Superior T\u00e9cnico","ror":"https://ror.org/03db2by73","country_code":null,"type":"education","lineage":["https://openalex.org/I141596103","https://openalex.org/I4387152517"]},{"id":"https://openalex.org/I4210120471","display_name":"Instituto de Telecomunica\u00e7\u00f5es","ror":"https://ror.org/02ht4fk33","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210120471"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Nuno Lourenco","raw_affiliation_strings":["Instituto de Telecomunica\u00e7\u00f5es, Instituto Superior T\u00e9cnico - ULisbon, Lisboa, Portugal"],"affiliations":[{"raw_affiliation_string":"Instituto de Telecomunica\u00e7\u00f5es, Instituto Superior T\u00e9cnico - ULisbon, Lisboa, Portugal","institution_ids":["https://openalex.org/I4210120471","https://openalex.org/I4387152517"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060778711","display_name":"Ricardo Martins","orcid":"https://orcid.org/0000-0002-8251-1415"},"institutions":[{"id":"https://openalex.org/I4210120471","display_name":"Instituto de Telecomunica\u00e7\u00f5es","ror":"https://ror.org/02ht4fk33","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210120471"]},{"id":"https://openalex.org/I4387152517","display_name":"Instituto Superior T\u00e9cnico","ror":"https://ror.org/03db2by73","country_code":null,"type":"education","lineage":["https://openalex.org/I141596103","https://openalex.org/I4387152517"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Ricardo Martins","raw_affiliation_strings":["Instituto de Telecomunica\u00e7\u00f5es, Instituto Superior T\u00e9cnico - ULisbon, Lisboa, Portugal"],"affiliations":[{"raw_affiliation_string":"Instituto de Telecomunica\u00e7\u00f5es, Instituto Superior T\u00e9cnico - ULisbon, Lisboa, Portugal","institution_ids":["https://openalex.org/I4210120471","https://openalex.org/I4387152517"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056512471","display_name":"Nuno Horta","orcid":"https://orcid.org/0000-0002-1687-1447"},"institutions":[{"id":"https://openalex.org/I4387152517","display_name":"Instituto Superior T\u00e9cnico","ror":"https://ror.org/03db2by73","country_code":null,"type":"education","lineage":["https://openalex.org/I141596103","https://openalex.org/I4387152517"]},{"id":"https://openalex.org/I4210120471","display_name":"Instituto de Telecomunica\u00e7\u00f5es","ror":"https://ror.org/02ht4fk33","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210120471"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Nuno Horta","raw_affiliation_strings":["Instituto de Telecomunica\u00e7\u00f5es, Instituto Superior T\u00e9cnico - ULisbon, Lisboa, Portugal"],"affiliations":[{"raw_affiliation_string":"Instituto de Telecomunica\u00e7\u00f5es, Instituto Superior T\u00e9cnico - ULisbon, Lisboa, Portugal","institution_ids":["https://openalex.org/I4210120471","https://openalex.org/I4387152517"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5081033888"],"corresponding_institution_ids":["https://openalex.org/I4210120471","https://openalex.org/I4387152517"],"apc_list":null,"apc_paid":null,"fwci":0.3153,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.56168892,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.8078659772872925},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.7310705780982971},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.706935465335846},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.6894320249557495},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.5284247994422913},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5249935388565063},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5194803476333618},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5164318680763245},{"id":"https://openalex.org/keywords/ic-layout-editor","display_name":"IC layout editor","score":0.49224939942359924},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.45973408222198486},{"id":"https://openalex.org/keywords/engineering-design-process","display_name":"Engineering design process","score":0.4236999750137329},{"id":"https://openalex.org/keywords/design-layout-record","display_name":"Design layout record","score":0.416562557220459},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4086906313896179},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.40136078000068665},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35721248388290405},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3388725519180298},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.2779686450958252},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18515247106552124},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.11006033420562744},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.0888412594795227}],"concepts":[{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.8078659772872925},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.7310705780982971},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.706935465335846},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.6894320249557495},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.5284247994422913},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5249935388565063},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5194803476333618},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5164318680763245},{"id":"https://openalex.org/C5546195","wikidata":"https://www.wikidata.org/wiki/Q5969842","display_name":"IC layout editor","level":5,"score":0.49224939942359924},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.45973408222198486},{"id":"https://openalex.org/C34972735","wikidata":"https://www.wikidata.org/wiki/Q2920267","display_name":"Engineering design process","level":2,"score":0.4236999750137329},{"id":"https://openalex.org/C179145894","wikidata":"https://www.wikidata.org/wiki/Q5264353","display_name":"Design layout record","level":5,"score":0.416562557220459},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4086906313896179},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.40136078000068665},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35721248388290405},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3388725519180298},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.2779686450958252},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18515247106552124},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.11006033420562744},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0888412594795227},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/smacd.2016.7520740","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd.2016.7520740","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 13th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5400000214576721}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1857053585","https://openalex.org/W1912111836","https://openalex.org/W1914826875","https://openalex.org/W1977657261","https://openalex.org/W1989097611","https://openalex.org/W2045539242","https://openalex.org/W2048868727","https://openalex.org/W2114912418","https://openalex.org/W2121456807","https://openalex.org/W2162302201","https://openalex.org/W4285719527","https://openalex.org/W6638748274","https://openalex.org/W6661903749"],"related_works":["https://openalex.org/W2044122268","https://openalex.org/W2595178692","https://openalex.org/W1605062719","https://openalex.org/W2357425846","https://openalex.org/W2376028644","https://openalex.org/W2248366743","https://openalex.org/W2102933388","https://openalex.org/W1964352816","https://openalex.org/W4321510758","https://openalex.org/W4389672975"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3,20,26],"approach":[4,18,80],"to":[5,11],"automatically":[6],"generate":[7],"circuit-level":[8],"design":[9,43,56,70],"constraints":[10,50],"a":[12],"layout-aware":[13],"sizing":[14],"approach.":[15],"The":[16,47,73],"proposed":[17,79],"is":[19,37,81],"enhanced":[21],"version":[22],"and":[23,33,36,58,75],"implementation":[24],"of":[25,49,54,62,77,86],"established":[27],"method,":[28],"based":[29],"on":[30],"pattern":[31],"recognition":[32],"symmetry":[34],"detection,":[35],"integrated":[38],"in":[39,90],"the":[40,52,55,60,65,69,78,84,91],"AIDAsoft":[41,92],"electronic":[42],"automation":[44,53],"(EDA)":[45],"environment.":[46,93],"generation":[48],"increases":[51],"process":[57],"reduces":[59],"risk":[61],"errors,":[63],"assisting":[64],"project":[66],"designer":[67],"during":[68],"specification":[71],"setup.":[72],"validity":[74],"effectiveness":[76],"illustrated":[82],"for":[83],"synthesis":[85],"classical":[87],"circuit":[88],"structures":[89]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}