{"id":"https://openalex.org/W2486644377","doi":"https://doi.org/10.1109/smacd.2016.7520737","title":"MATLAB & VHDL-AMS co-simulation environment for IR-UWB transceiver design","display_name":"MATLAB & VHDL-AMS co-simulation environment for IR-UWB transceiver design","publication_year":2016,"publication_date":"2016-06-01","ids":{"openalex":"https://openalex.org/W2486644377","doi":"https://doi.org/10.1109/smacd.2016.7520737","mag":"2486644377"},"language":"en","primary_location":{"id":"doi:10.1109/smacd.2016.7520737","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd.2016.7520737","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 13th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036987688","display_name":"Okan Zafer Batur","orcid":"https://orcid.org/0000-0002-1585-1794"},"institutions":[{"id":"https://openalex.org/I118036225","display_name":"Istanbul Bilgi University","ror":"https://ror.org/04pm4x478","country_code":"TR","type":"education","lineage":["https://openalex.org/I118036225"]}],"countries":["TR"],"is_corresponding":true,"raw_author_name":"Okan Zafer Batur","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, Istanbul Bilgi University, Istanbul, Turkey"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Istanbul Bilgi University, Istanbul, Turkey","institution_ids":["https://openalex.org/I118036225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052669741","display_name":"G\u00fcnhan D\u00fcndar","orcid":"https://orcid.org/0000-0003-2044-2706"},"institutions":[{"id":"https://openalex.org/I4405392","display_name":"Bo\u011fazi\u00e7i University","ror":"https://ror.org/03z9tma90","country_code":"TR","type":"education","lineage":["https://openalex.org/I4405392"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Gunhan Dundar","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, Bogazici University, Istanbul, Turkey"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Bogazici University, Istanbul, Turkey","institution_ids":["https://openalex.org/I4405392"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001398507","display_name":"Mutlu Koca","orcid":"https://orcid.org/0000-0001-7572-3009"},"institutions":[{"id":"https://openalex.org/I4405392","display_name":"Bo\u011fazi\u00e7i University","ror":"https://ror.org/03z9tma90","country_code":"TR","type":"education","lineage":["https://openalex.org/I4405392"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Mutlu Koca","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, Bogazici University, Istanbul, Turkey"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Bogazici University, Istanbul, Turkey","institution_ids":["https://openalex.org/I4405392"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5036987688"],"corresponding_institution_ids":["https://openalex.org/I118036225"],"apc_list":null,"apc_paid":null,"fwci":0.3675,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.65151384,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12024","display_name":"Ultra-Wideband Communications Technology","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10262","display_name":"Microwave Engineering and Waveguides","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.9098363518714905},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7045699954032898},{"id":"https://openalex.org/keywords/matlab","display_name":"MATLAB","score":0.6730397343635559},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6659411191940308},{"id":"https://openalex.org/keywords/vhdl-ams","display_name":"VHDL-AMS","score":0.6343462467193604},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.5987200736999512},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5149039030075073},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.510585606098175},{"id":"https://openalex.org/keywords/cad","display_name":"CAD","score":0.4533311128616333},{"id":"https://openalex.org/keywords/reflection-coefficient","display_name":"Reflection coefficient","score":0.42416948080062866},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4183003008365631},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4175938665866852},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.31340089440345764},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.29838693141937256},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.25812429189682007},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21225720643997192},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19994446635246277},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.1398443877696991},{"id":"https://openalex.org/keywords/engineering-drawing","display_name":"Engineering drawing","score":0.10976770520210266},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08159887790679932}],"concepts":[{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.9098363518714905},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7045699954032898},{"id":"https://openalex.org/C2780365114","wikidata":"https://www.wikidata.org/wiki/Q169478","display_name":"MATLAB","level":2,"score":0.6730397343635559},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6659411191940308},{"id":"https://openalex.org/C2776513426","wikidata":"https://www.wikidata.org/wiki/Q2744740","display_name":"VHDL-AMS","level":4,"score":0.6343462467193604},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.5987200736999512},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5149039030075073},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.510585606098175},{"id":"https://openalex.org/C194789388","wikidata":"https://www.wikidata.org/wiki/Q17855283","display_name":"CAD","level":2,"score":0.4533311128616333},{"id":"https://openalex.org/C41700454","wikidata":"https://www.wikidata.org/wiki/Q1852282","display_name":"Reflection coefficient","level":2,"score":0.42416948080062866},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4183003008365631},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4175938665866852},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.31340089440345764},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.29838693141937256},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.25812429189682007},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21225720643997192},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19994446635246277},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.1398443877696991},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.10976770520210266},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08159887790679932},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/smacd.2016.7520737","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd.2016.7520737","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 13th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.47999998927116394,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2110727499","https://openalex.org/W2117617905","https://openalex.org/W2145522405","https://openalex.org/W2163363194"],"related_works":["https://openalex.org/W1586741485","https://openalex.org/W1967668957","https://openalex.org/W2112319484","https://openalex.org/W2086925677","https://openalex.org/W2540912367","https://openalex.org/W2151941088","https://openalex.org/W2357636087","https://openalex.org/W2115181119","https://openalex.org/W2535432202","https://openalex.org/W4236466949"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,29,115],"MATLAB-VHDL-AMS":[4],"computer":[5],"aided":[6],"design":[7,12,31],"automation":[8],"flow":[9,36],"for":[10],"the":[11,21,25,38,42,45,48,65,78,108],"of":[13,44,50,58,110],"an":[14],"IR-UWB":[15],"transceiver.":[16],"The":[17,33,56,80,96],"co-simulation":[18],"environment":[19],"helps":[20],"user":[22,39],"to":[23,40],"create":[24],"transceiver":[26,81,116],"system":[27,46,59,66,82,98,117],"in":[28,114],"top-down":[30],"methodology.":[32],"constructed":[34],"CAD":[35],"enables":[37],"analyze":[41],"performance":[43,67,109],"with":[47,103],"aid":[49],"BER":[51],"vs":[52],"EB":[53],"/N0":[54],"figures.":[55],"effect":[57],"and":[60,71,93],"circuit":[61,87,105],"level":[62],"parameters":[63,73,88],"on":[64,86],"can":[68,74,100,118],"be":[69,75,101,120],"analyzed":[70],"these":[72,111],"determined":[76],"from":[77],"model.":[79],"model":[83],"is":[84],"based":[85],"such":[89],"as":[90],"gain,":[91],"linearity,":[92],"reflection":[94],"coefficient.":[95],"individual":[97,112],"blocks":[99,113],"interchanged":[102],"actual":[104],"designs.":[106],"Therefore,":[107],"also":[119],"studied.":[121]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}