{"id":"https://openalex.org/W2489470952","doi":"https://doi.org/10.1109/smacd.2016.7520727","title":"Synthesis-based methodology for high-speed multi-modulus divider","display_name":"Synthesis-based methodology for high-speed multi-modulus divider","publication_year":2016,"publication_date":"2016-06-01","ids":{"openalex":"https://openalex.org/W2489470952","doi":"https://doi.org/10.1109/smacd.2016.7520727","mag":"2489470952"},"language":"en","primary_location":{"id":"doi:10.1109/smacd.2016.7520727","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd.2016.7520727","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 13th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083016917","display_name":"Dimo Martev","orcid":"https://orcid.org/0000-0002-7347-865X"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Dimo Martev","raw_affiliation_strings":["Institute for Electronic Design Automation, Technische Universit\u00e4t M\u00fcnchen, M\u00fcnchen, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Electronic Design Automation, Technische Universit\u00e4t M\u00fcnchen, M\u00fcnchen, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000995844","display_name":"Sven Hampel","orcid":"https://orcid.org/0000-0001-8958-0977"},"institutions":[{"id":"https://openalex.org/I4210094487","display_name":"Intel (Germany)","ror":"https://ror.org/00m2x0g47","country_code":"DE","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210094487"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Sven Hampel","raw_affiliation_strings":["Intel Germany, Duisburg"],"affiliations":[{"raw_affiliation_string":"Intel Germany, Duisburg","institution_ids":["https://openalex.org/I4210094487"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017567485","display_name":"Ulf Schlichtmann","orcid":"https://orcid.org/0000-0003-4431-7619"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ulf Schlichtmann","raw_affiliation_strings":["Institute for Electronic Design Automation, Technische Universit\u00e4t M\u00fcnchen, M\u00fcnchen, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Electronic Design Automation, Technische Universit\u00e4t M\u00fcnchen, M\u00fcnchen, Germany","institution_ids":["https://openalex.org/I62916508"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5083016917"],"corresponding_institution_ids":["https://openalex.org/I62916508"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.05780187,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7423998117446899},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.708762526512146},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6996599435806274},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.6976369023323059},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.6236934065818787},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6080603003501892},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5529157519340515},{"id":"https://openalex.org/keywords/frequency-divider","display_name":"Frequency divider","score":0.5377464890480042},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5125613212585449},{"id":"https://openalex.org/keywords/operability","display_name":"Operability","score":0.4343947470188141},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4213627576828003},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4132384955883026},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4110603332519531},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.369482159614563},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.328987181186676},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3086335062980652},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.2287726104259491},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18923604488372803},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.08990418910980225}],"concepts":[{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7423998117446899},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.708762526512146},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6996599435806274},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.6976369023323059},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.6236934065818787},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6080603003501892},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5529157519340515},{"id":"https://openalex.org/C74982907","wikidata":"https://www.wikidata.org/wiki/Q1455624","display_name":"Frequency divider","level":3,"score":0.5377464890480042},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5125613212585449},{"id":"https://openalex.org/C126231374","wikidata":"https://www.wikidata.org/wiki/Q1061298","display_name":"Operability","level":2,"score":0.4343947470188141},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4213627576828003},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4132384955883026},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4110603332519531},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.369482159614563},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.328987181186676},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3086335062980652},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.2287726104259491},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18923604488372803},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.08990418910980225},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/smacd.2016.7520727","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd.2016.7520727","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 13th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4699999988079071}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1563755196","https://openalex.org/W2084208879","https://openalex.org/W2134672989","https://openalex.org/W2139625690"],"related_works":["https://openalex.org/W2017933434","https://openalex.org/W2045408571","https://openalex.org/W2019084430","https://openalex.org/W2799803723","https://openalex.org/W2808428854","https://openalex.org/W2577477803","https://openalex.org/W162881505","https://openalex.org/W2489470952","https://openalex.org/W2070693700","https://openalex.org/W3186560105"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,55,61,94],"design":[4,43,95],"flow":[5,28],"for":[6,34,78],"a":[7,14,19,45],"radio":[8],"frequency":[9],"multi-modulus":[10],"divider,":[11],"located":[12],"in":[13,22],"digital":[15],"phase-locked":[16],"loop,":[17],"using":[18],"standard-cell":[20],"library":[21],"28":[23],"nm":[24],"CMOS":[25],"technology.":[26],"The":[27,41],"is":[29,63],"based":[30,85],"on":[31,86],"VLSI":[32],"tools":[33],"synthesis":[35],"and":[36,39,71,76,81],"automated":[37],"place":[38],"route.":[40],"resulting":[42],"has":[44],"technology-independent":[46],"fully":[47,64],"behavioral":[48],"description":[49],"that":[50],"allows":[51],"fast":[52],"translation":[53],"to":[54,96,98],"next":[56],"technology":[57],"node.":[58],"Being":[59],"synthesizable,":[60],"divider":[62],"generic,":[65],"VHDL":[66],"as":[67,69],"well":[68],"constraints,":[70],"can":[72],"easily":[73],"be":[74],"modified":[75],"adapted":[77],"various":[79],"applications":[80],"requirements.":[82],"Pre-silicon":[83],"verification":[84],"sign-off":[87],"static":[88],"timing":[89],"analysis":[90],"shows":[91],"operability":[92],"of":[93],"up":[97],"4.3GHz.":[99]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}