{"id":"https://openalex.org/W2503243486","doi":"https://doi.org/10.1109/smacd.2016.7520726","title":"Moving beyond traditional electronic design automation: Data-driven design of analog circuits","display_name":"Moving beyond traditional electronic design automation: Data-driven design of analog circuits","publication_year":2016,"publication_date":"2016-06-01","ids":{"openalex":"https://openalex.org/W2503243486","doi":"https://doi.org/10.1109/smacd.2016.7520726","mag":"2503243486"},"language":"en","primary_location":{"id":"doi:10.1109/smacd.2016.7520726","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd.2016.7520726","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 13th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100390766","display_name":"Xiaowei Liu","orcid":"https://orcid.org/0000-0002-8797-075X"},"institutions":[{"id":"https://openalex.org/I1327163397","display_name":"State University of New York","ror":"https://ror.org/01q1z8k08","country_code":"US","type":"education","lineage":["https://openalex.org/I1327163397"]},{"id":"https://openalex.org/I59553526","display_name":"Stony Brook University","ror":"https://ror.org/05qghxh33","country_code":"US","type":"education","lineage":["https://openalex.org/I59553526"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Xiaowei Liu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, State University of New York at Stony Brook, Stony Brook, NY"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, State University of New York at Stony Brook, Stony Brook, NY","institution_ids":["https://openalex.org/I59553526","https://openalex.org/I1327163397"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080972445","display_name":"Alex Doboli","orcid":"https://orcid.org/0000-0003-2472-4014"},"institutions":[{"id":"https://openalex.org/I59553526","display_name":"Stony Brook University","ror":"https://ror.org/05qghxh33","country_code":"US","type":"education","lineage":["https://openalex.org/I59553526"]},{"id":"https://openalex.org/I1327163397","display_name":"State University of New York","ror":"https://ror.org/01q1z8k08","country_code":"US","type":"education","lineage":["https://openalex.org/I1327163397"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alex Doboli","raw_affiliation_strings":["Department of Electrical and Computer Engineering, State University of New York at Stony Brook, Stony Brook, NY"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, State University of New York at Stony Brook, Stony Brook, NY","institution_ids":["https://openalex.org/I59553526","https://openalex.org/I1327163397"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5100390766"],"corresponding_institution_ids":["https://openalex.org/I1327163397","https://openalex.org/I59553526"],"apc_list":null,"apc_paid":null,"fwci":0.2602,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.60381005,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"102","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10672","display_name":"Design Education and Practice","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2210","display_name":"Mechanical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10672","display_name":"Design Education and Practice","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2210","display_name":"Mechanical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9932000041007996,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11159","display_name":"Manufacturing Process and Optimization","score":0.9922000169754028,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6840291023254395},{"id":"https://openalex.org/keywords/relation","display_name":"Relation (database)","score":0.6793488264083862},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.6657701134681702},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5816743969917297},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.5340914130210876},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.4653767943382263},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.4497058093547821},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.41966235637664795},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.41510653495788574},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.3732466995716095},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.34828853607177734},{"id":"https://openalex.org/keywords/data-mining","display_name":"Data mining","score":0.30109626054763794},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23197528719902039},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21072492003440857},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17021942138671875},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07582294940948486}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6840291023254395},{"id":"https://openalex.org/C25343380","wikidata":"https://www.wikidata.org/wiki/Q277521","display_name":"Relation (database)","level":2,"score":0.6793488264083862},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.6657701134681702},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5816743969917297},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.5340914130210876},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.4653767943382263},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.4497058093547821},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.41966235637664795},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.41510653495788574},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.3732466995716095},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.34828853607177734},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.30109626054763794},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23197528719902039},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21072492003440857},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17021942138671875},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07582294940948486},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/smacd.2016.7520726","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd.2016.7520726","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 13th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1566916904","https://openalex.org/W1671906456","https://openalex.org/W1999531316","https://openalex.org/W2022871168","https://openalex.org/W2083532000","https://openalex.org/W2128438887","https://openalex.org/W2794602712","https://openalex.org/W4206217346","https://openalex.org/W6652632582","https://openalex.org/W6671219760"],"related_works":["https://openalex.org/W2354365353","https://openalex.org/W2811287415","https://openalex.org/W1988437325","https://openalex.org/W2354835317","https://openalex.org/W2171140818","https://openalex.org/W2130152888","https://openalex.org/W3214257365","https://openalex.org/W2148101730","https://openalex.org/W2154454108","https://openalex.org/W1995996776"],"abstract_inverted_index":{"Understanding":[0],"the":[1,4,7,13,17,27,35,38,52,67,89],"relation":[2],"between":[3],"characteristics":[5],"of":[6,20,37,70,80],"referenced":[8],"ideas":[9],"(as":[10,24],"expressed":[11],"by":[12,26],"cited":[14],"papers)":[15],"and":[16,43,51,55],"expected":[18],"impact":[19],"a":[21,48],"new":[22,49],"design":[23,40],"measured":[25],"received":[28],"citation":[29],"count)":[30],"is":[31],"important":[32],"in":[33,88],"maximizing":[34],"outcomes":[36],"spent":[39],"effort,":[41],"time,":[42],"resources.":[44],"This":[45],"paper":[46],"presents":[47],"methodology":[50],"related":[53],"metrics":[54],"procedures":[56],"to":[57,65,83],"analyze":[58],"this":[59],"connection.":[60],"The":[61],"approach":[62],"was":[63],"utilized":[64],"study":[66],"distinguishing":[68],"features":[69],"highly-cited":[71],"papers":[72,85],"on":[73],"switched":[74],"capacitor":[75],"filter":[76],"design.":[77],"A":[78],"set":[79],"pattern":[81],"specific":[82],"these":[84],"are":[86],"discussed":[87],"paper.":[90]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}