{"id":"https://openalex.org/W2496172083","doi":"https://doi.org/10.1109/smacd.2016.7520725","title":"IIP framework: A tool for reuse-centric analog circuit design","display_name":"IIP framework: A tool for reuse-centric analog circuit design","publication_year":2016,"publication_date":"2016-06-01","ids":{"openalex":"https://openalex.org/W2496172083","doi":"https://doi.org/10.1109/smacd.2016.7520725","mag":"2496172083"},"language":"en","primary_location":{"id":"doi:10.1109/smacd.2016.7520725","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd.2016.7520725","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 13th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026535134","display_name":"Benjamin Prautsch","orcid":"https://orcid.org/0000-0002-1051-6209"},"institutions":[{"id":"https://openalex.org/I4210095661","display_name":"Fraunhofer Institute for Integrated Circuits IIS, Division Engineering of Adaptive Systems EAS","ror":"https://ror.org/00s5yp124","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210095661","https://openalex.org/I4210124274","https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Benjamin Prautsch","raw_affiliation_strings":["Fraunhofer Institute for Integrated Circuits IIS, Division Engineering of Adaptive Systems EAS, Dresden, Germany","Division Engineering of Adaptive Systems EAS, Fraunhofer Institute for Integrated Circuits IIS, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fraunhofer Institute for Integrated Circuits IIS, Division Engineering of Adaptive Systems EAS, Dresden, Germany","institution_ids":["https://openalex.org/I4210095661"]},{"raw_affiliation_string":"Division Engineering of Adaptive Systems EAS, Fraunhofer Institute for Integrated Circuits IIS, Dresden, Germany","institution_ids":["https://openalex.org/I4210095661"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081411528","display_name":"Uwe Eichler","orcid":"https://orcid.org/0000-0003-2869-8570"},"institutions":[{"id":"https://openalex.org/I4210095661","display_name":"Fraunhofer Institute for Integrated Circuits IIS, Division Engineering of Adaptive Systems EAS","ror":"https://ror.org/00s5yp124","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210095661","https://openalex.org/I4210124274","https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Uwe Eichler","raw_affiliation_strings":["Fraunhofer Institute for Integrated Circuits IIS, Division Engineering of Adaptive Systems EAS, Dresden, Germany","Division Engineering of Adaptive Systems EAS, Fraunhofer Institute for Integrated Circuits IIS, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fraunhofer Institute for Integrated Circuits IIS, Division Engineering of Adaptive Systems EAS, Dresden, Germany","institution_ids":["https://openalex.org/I4210095661"]},{"raw_affiliation_string":"Division Engineering of Adaptive Systems EAS, Fraunhofer Institute for Integrated Circuits IIS, Dresden, Germany","institution_ids":["https://openalex.org/I4210095661"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071708743","display_name":"Sunil Satish Rao","orcid":null},"institutions":[{"id":"https://openalex.org/I4210095661","display_name":"Fraunhofer Institute for Integrated Circuits IIS, Division Engineering of Adaptive Systems EAS","ror":"https://ror.org/00s5yp124","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210095661","https://openalex.org/I4210124274","https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Sunil Rao","raw_affiliation_strings":["Fraunhofer Institute for Integrated Circuits IIS, Division Engineering of Adaptive Systems EAS, Dresden, Germany","Division Engineering of Adaptive Systems EAS, Fraunhofer Institute for Integrated Circuits IIS, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fraunhofer Institute for Integrated Circuits IIS, Division Engineering of Adaptive Systems EAS, Dresden, Germany","institution_ids":["https://openalex.org/I4210095661"]},{"raw_affiliation_string":"Division Engineering of Adaptive Systems EAS, Fraunhofer Institute for Integrated Circuits IIS, Dresden, Germany","institution_ids":["https://openalex.org/I4210095661"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067015735","display_name":"Bj\u00f6rn Zeugmann","orcid":"https://orcid.org/0000-0002-4282-8071"},"institutions":[{"id":"https://openalex.org/I4210095661","display_name":"Fraunhofer Institute for Integrated Circuits IIS, Division Engineering of Adaptive Systems EAS","ror":"https://ror.org/00s5yp124","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210095661","https://openalex.org/I4210124274","https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Bjorn Zeugmann","raw_affiliation_strings":["Fraunhofer Institute for Integrated Circuits IIS, Division Engineering of Adaptive Systems EAS, Dresden, Germany","Division Engineering of Adaptive Systems EAS, Fraunhofer Institute for Integrated Circuits IIS, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fraunhofer Institute for Integrated Circuits IIS, Division Engineering of Adaptive Systems EAS, Dresden, Germany","institution_ids":["https://openalex.org/I4210095661"]},{"raw_affiliation_string":"Division Engineering of Adaptive Systems EAS, Fraunhofer Institute for Integrated Circuits IIS, Dresden, Germany","institution_ids":["https://openalex.org/I4210095661"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050108082","display_name":"Ajith Puppala","orcid":null},"institutions":[{"id":"https://openalex.org/I4210095661","display_name":"Fraunhofer Institute for Integrated Circuits IIS, Division Engineering of Adaptive Systems EAS","ror":"https://ror.org/00s5yp124","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210095661","https://openalex.org/I4210124274","https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ajith Puppala","raw_affiliation_strings":["Fraunhofer Institute for Integrated Circuits IIS, Division Engineering of Adaptive Systems EAS, Dresden, Germany","Division Engineering of Adaptive Systems EAS, Fraunhofer Institute for Integrated Circuits IIS, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fraunhofer Institute for Integrated Circuits IIS, Division Engineering of Adaptive Systems EAS, Dresden, Germany","institution_ids":["https://openalex.org/I4210095661"]},{"raw_affiliation_string":"Division Engineering of Adaptive Systems EAS, Fraunhofer Institute for Integrated Circuits IIS, Dresden, Germany","institution_ids":["https://openalex.org/I4210095661"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065850941","display_name":"Torsten Reich","orcid":null},"institutions":[{"id":"https://openalex.org/I4210095661","display_name":"Fraunhofer Institute for Integrated Circuits IIS, Division Engineering of Adaptive Systems EAS","ror":"https://ror.org/00s5yp124","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210095661","https://openalex.org/I4210124274","https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Torsten Reich","raw_affiliation_strings":["Fraunhofer Institute for Integrated Circuits IIS, Division Engineering of Adaptive Systems EAS, Dresden, Germany","Division Engineering of Adaptive Systems EAS, Fraunhofer Institute for Integrated Circuits IIS, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fraunhofer Institute for Integrated Circuits IIS, Division Engineering of Adaptive Systems EAS, Dresden, Germany","institution_ids":["https://openalex.org/I4210095661"]},{"raw_affiliation_string":"Division Engineering of Adaptive Systems EAS, Fraunhofer Institute for Integrated Circuits IIS, Dresden, Germany","institution_ids":["https://openalex.org/I4210095661"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070654831","display_name":"Jens Lienig","orcid":"https://orcid.org/0000-0002-2140-4587"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jens Lienig","raw_affiliation_strings":["Dresden University of Technology, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dresden University of Technology, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5026535134"],"corresponding_institution_ids":["https://openalex.org/I4210095661"],"apc_list":null,"apc_paid":null,"fwci":0.9299,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.78134717,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6914560198783875},{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.658753514289856},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.6089712977409363},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.582516074180603},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5462521910667419},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.5438590049743652},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.49428844451904297},{"id":"https://openalex.org/keywords/field-programmable-analog-array","display_name":"Field-programmable analog array","score":0.47050756216049194},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4692874848842621},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4628208577632904},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4427946209907532},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.4397450089454651},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4379643499851227},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4000334143638611},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.39692509174346924},{"id":"https://openalex.org/keywords/analog-multiplier","display_name":"Analog multiplier","score":0.3802446126937866},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23750996589660645},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21914276480674744},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2056071162223816},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19026589393615723},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.16890877485275269}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6914560198783875},{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.658753514289856},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.6089712977409363},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.582516074180603},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5462521910667419},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.5438590049743652},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.49428844451904297},{"id":"https://openalex.org/C149128552","wikidata":"https://www.wikidata.org/wiki/Q380201","display_name":"Field-programmable analog array","level":5,"score":0.47050756216049194},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4692874848842621},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4628208577632904},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4427946209907532},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.4397450089454651},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4379643499851227},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4000334143638611},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.39692509174346924},{"id":"https://openalex.org/C98142538","wikidata":"https://www.wikidata.org/wiki/Q485005","display_name":"Analog multiplier","level":4,"score":0.3802446126937866},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23750996589660645},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21914276480674744},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2056071162223816},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19026589393615723},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.16890877485275269},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/smacd.2016.7520725","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd.2016.7520725","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 13th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"},{"id":"pmh:oai:fraunhofer.de:N-426412","is_oa":false,"landing_page_url":"http://publica.fraunhofer.de/documents/N-426412.html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400801","display_name":"Publikationsdatenbank der Fraunhofer-Gesellschaft (Fraunhofer-Gesellschaft)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4923324","host_organization_name":"Fraunhofer-Gesellschaft","host_organization_lineage":["https://openalex.org/I4923324"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Fraunhofer EAS","raw_type":"conferenceObject"},{"id":"pmh:oai:publica.fraunhofer.de:publica/394207","is_oa":false,"landing_page_url":"https://publica.fraunhofer.de/handle/publica/394207","pdf_url":null,"source":{"id":"https://openalex.org/S4306400318","display_name":"Fraunhofer-Publica (Fraunhofer-Gesellschaft)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4923324","host_organization_name":"Fraunhofer-Gesellschaft","host_organization_lineage":["https://openalex.org/I4923324"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference paper"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.49000000953674316,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1506322852","https://openalex.org/W1996605065","https://openalex.org/W1999810416","https://openalex.org/W2055606474","https://openalex.org/W2065800019","https://openalex.org/W2074590526","https://openalex.org/W2099265142","https://openalex.org/W2102933388","https://openalex.org/W2106253220","https://openalex.org/W2106319312","https://openalex.org/W2111776955","https://openalex.org/W2116989584","https://openalex.org/W2141776905","https://openalex.org/W2143436374","https://openalex.org/W2156152281","https://openalex.org/W2157958200","https://openalex.org/W2546380096","https://openalex.org/W2557083347","https://openalex.org/W2895284909","https://openalex.org/W4232735308","https://openalex.org/W4242046137","https://openalex.org/W4242053488","https://openalex.org/W4249762635","https://openalex.org/W6729318695","https://openalex.org/W6730681957","https://openalex.org/W6945181835"],"related_works":["https://openalex.org/W2540146427","https://openalex.org/W2008534674","https://openalex.org/W4321510758","https://openalex.org/W2133813997","https://openalex.org/W1493881961","https://openalex.org/W2169924428","https://openalex.org/W1981652693","https://openalex.org/W2783925005","https://openalex.org/W1862020018","https://openalex.org/W2111765082"],"abstract_inverted_index":{"Current":[0],"design":[1,35,61,103,112,135,149],"of":[2,36,52,68,71,84,150],"analog":[3,15,37,55,73,151],"integrated":[4,38,152],"circuits":[5,39],"is":[6,40,114],"still":[7],"a":[8,28],"time-consuming":[9],"manual":[10],"process":[11],"resulting":[12],"in":[13,59,91],"static":[14],"blocks":[16],"which":[17],"can":[18,141],"hardly":[19,95],"be":[20,142],"reused.":[21],"In":[22],"order":[23,92],"to":[24,31,89,93,106],"address":[25],"this":[26],"problem,":[27],"new":[29],"framework":[30],"ease":[32],"reuse-centric":[33],"bottom-up":[34],"introduced.":[41],"Our":[42],"IIP":[43,63],"Framework":[44],"(IIP:":[45],"Intelligent":[46],"Intellectual":[47],"Property)":[48],"enables":[49],"the":[50,82,102,107,147],"development":[51],"highly":[53],"technology-independent":[54],"circuit":[56],"generators":[57,140],"applicable":[58],"multiple":[60],"environments.":[62],"Generators":[64],"are":[65],"parameterizable":[66],"descriptions":[67],"each":[69],"view":[70],"an":[72,143],"block,":[74],"i.e.,":[75],"layout,":[76],"schematic,":[77],"and":[78,98,124,132],"symbol.":[79],"They":[80],"allow":[81],"adaptation":[83],"complex":[85],"layouts":[86],"within":[87],"seconds":[88],"minutes":[90],"incorporate":[94],"estimable":[96],"parasitics":[97],"further":[99],"considerations":[100],"into":[101],"flow.":[104],"Due":[105],"abstract":[108],"generator":[109],"description,":[110],"valid":[111],"data":[113],"created":[115],"for":[116,146],"very":[117],"different":[118],"technologies":[119],"such":[120],"as":[121],"28":[122,129],"nm":[123,126,130],"180":[125],"bulk":[127],"CMOS,":[128],"FD-SOI,":[131],"others.":[133],"The":[134],"experiment":[136],"shows":[137],"that":[138],"procedural":[139],"effective":[144],"tool":[145],"efficient":[148],"circuits.":[153]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3}],"updated_date":"2026-05-07T13:39:58.223016","created_date":"2025-10-10T00:00:00"}