{"id":"https://openalex.org/W2491508904","doi":"https://doi.org/10.1109/smacd.2016.7520713","title":"SIDe-O: A toolbox for surrogate inductor design and optimization","display_name":"SIDe-O: A toolbox for surrogate inductor design and optimization","publication_year":2016,"publication_date":"2016-06-01","ids":{"openalex":"https://openalex.org/W2491508904","doi":"https://doi.org/10.1109/smacd.2016.7520713","mag":"2491508904"},"language":"en","primary_location":{"id":"doi:10.1109/smacd.2016.7520713","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd.2016.7520713","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 13th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040394510","display_name":"F\u00e1bio Passos","orcid":"https://orcid.org/0000-0002-5638-7377"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"F. Passos","raw_affiliation_strings":["Instituto de Microelectr\u00f3nica de Sevilla IMSE, CNM (CSIC, Universidad de Sevilla), Seville, Spain"],"affiliations":[{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla IMSE, CNM (CSIC, Universidad de Sevilla), Seville, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011140420","display_name":"E. Roca","orcid":"https://orcid.org/0000-0001-6260-6495"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]},{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"E. Roca","raw_affiliation_strings":["Instituto de Microelectr\u00f3nica de Sevilla IMSE, CNM (CSIC, Universidad de Sevilla), Seville, Spain"],"affiliations":[{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla IMSE, CNM (CSIC, Universidad de Sevilla), Seville, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068422347","display_name":"R. Castro\u2010L\u00f3pez","orcid":"https://orcid.org/0000-0002-6247-3124"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]},{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"R. Castro-Lopez","raw_affiliation_strings":["Instituto de Microelectr\u00f3nica de Sevilla IMSE, CNM (CSIC, Universidad de Sevilla), Seville, Spain"],"affiliations":[{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla IMSE, CNM (CSIC, Universidad de Sevilla), Seville, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041853563","display_name":"F.V. Fern\u00e1ndez","orcid":"https://orcid.org/0000-0001-8682-2280"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"F. V. Fernandez","raw_affiliation_strings":["Instituto de Microelectr\u00f3nica de Sevilla IMSE, CNM (CSIC, Universidad de Sevilla), Seville, Spain"],"affiliations":[{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla IMSE, CNM (CSIC, Universidad de Sevilla), Seville, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5040394510"],"corresponding_institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.06024444,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10361","display_name":"Silicon Carbide Semiconductor Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/inductor","display_name":"Inductor","score":0.8920103311538696},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.8414894938468933},{"id":"https://openalex.org/keywords/surrogate-model","display_name":"Surrogate model","score":0.7110264301300049},{"id":"https://openalex.org/keywords/toolbox","display_name":"Toolbox","score":0.662970781326294},{"id":"https://openalex.org/keywords/cad","display_name":"CAD","score":0.6316449046134949},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5978298783302307},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5951364040374756},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.4206581711769104},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2762639820575714},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17652904987335205},{"id":"https://openalex.org/keywords/engineering-drawing","display_name":"Engineering drawing","score":0.12253755331039429},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07268336415290833}],"concepts":[{"id":"https://openalex.org/C144534570","wikidata":"https://www.wikidata.org/wiki/Q5325","display_name":"Inductor","level":3,"score":0.8920103311538696},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.8414894938468933},{"id":"https://openalex.org/C131675550","wikidata":"https://www.wikidata.org/wiki/Q7646884","display_name":"Surrogate model","level":2,"score":0.7110264301300049},{"id":"https://openalex.org/C2777655017","wikidata":"https://www.wikidata.org/wiki/Q1501161","display_name":"Toolbox","level":2,"score":0.662970781326294},{"id":"https://openalex.org/C194789388","wikidata":"https://www.wikidata.org/wiki/Q17855283","display_name":"CAD","level":2,"score":0.6316449046134949},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5978298783302307},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5951364040374756},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.4206581711769104},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2762639820575714},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17652904987335205},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.12253755331039429},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07268336415290833},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/smacd.2016.7520713","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd.2016.7520713","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 13th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1521005979","https://openalex.org/W1985362751","https://openalex.org/W2075867689","https://openalex.org/W2128128047","https://openalex.org/W2131991445","https://openalex.org/W2153429334","https://openalex.org/W2166409353","https://openalex.org/W2293251717","https://openalex.org/W4243099375"],"related_works":["https://openalex.org/W4205140848","https://openalex.org/W2068663075","https://openalex.org/W2204879205","https://openalex.org/W2096437374","https://openalex.org/W2978678743","https://openalex.org/W1943174035","https://openalex.org/W2797837731","https://openalex.org/W4393677513","https://openalex.org/W1928481607","https://openalex.org/W3135165657"],"abstract_inverted_index":{"This":[0,21],"paper":[1],"presents":[2],"SIDe-O,":[3],"a":[4,24,97],"CAD":[5],"tool":[6,22,63,79],"developed":[7],"for":[8,72,96],"the":[9,27,34,53,62,65,82,91,94],"design":[10,35],"and":[11,31,75],"optimization":[12],"of":[13,29,36,59,84,93,100],"integrated":[14],"inductors":[15],"based":[16],"on":[17],"surrogate":[18,70],"modeling":[19],"techniques.":[20],"provides":[23,64],"solution":[25],"to":[26,48,67],"problem":[28],"accurately":[30,89],"efficiently":[32],"optimizing":[33],"inductors.":[37],"The":[38,78],"models":[39,71],"used":[40,106],"present":[41],"less":[42],"than":[43],"1%":[44],"error":[45],"when":[46],"compared":[47],"EM":[49],"simulations":[50],"while":[51],"reducing":[52],"simulation":[54],"time":[55],"by":[56],"several":[57],"orders":[58],"magnitude.":[60],"Additionally,":[61],"ability":[66],"create":[68],"new":[69],"different":[73],"technologies":[74],"inductor":[76,95],"topologies.":[77],"also":[80],"allows":[81],"creation":[83],"an":[85],"S-Parameter":[86],"file":[87],"that":[88],"describes":[90],"behavior":[92],"given":[98],"range":[99],"frequencies,":[101],"which":[102],"can":[103],"later":[104],"be":[105],"in":[107],"SPICE-like":[108],"simulations.":[109]},"counts_by_year":[{"year":2023,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}