{"id":"https://openalex.org/W2964463067","doi":"https://doi.org/10.1109/slip.2019.8771326","title":"Communication Considerations for Silicon Interconnect Fabric","display_name":"Communication Considerations for Silicon Interconnect Fabric","publication_year":2019,"publication_date":"2019-06-01","ids":{"openalex":"https://openalex.org/W2964463067","doi":"https://doi.org/10.1109/slip.2019.8771326","mag":"2964463067"},"language":"en","primary_location":{"id":"doi:10.1109/slip.2019.8771326","is_oa":false,"landing_page_url":"https://doi.org/10.1109/slip.2019.8771326","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 ACM/IEEE International Workshop on System Level Interconnect Prediction (SLIP)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064794690","display_name":"Boris Vaisband","orcid":"https://orcid.org/0000-0002-6176-5918"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Boris Vaisband","raw_affiliation_strings":["Center for Heterogeneous Integration and Performance Scaling (CHIPS), University of California, Los Angeles, CA 90095, USA"],"affiliations":[{"raw_affiliation_string":"Center for Heterogeneous Integration and Performance Scaling (CHIPS), University of California, Los Angeles, CA 90095, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091022757","display_name":"Subramanian S. Iyer","orcid":"https://orcid.org/0000-0003-1220-031X"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Subramanian S. Iyer","raw_affiliation_strings":["Center for Heterogeneous Integration and Performance Scaling (CHIPS), University of California, Los Angeles, CA 90095, USA"],"affiliations":[{"raw_affiliation_string":"Center for Heterogeneous Integration and Performance Scaling (CHIPS), University of California, Los Angeles, CA 90095, USA","institution_ids":["https://openalex.org/I161318765"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5064794690"],"corresponding_institution_ids":["https://openalex.org/I161318765"],"apc_list":null,"apc_paid":null,"fwci":0.7414,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.7439872,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7956060171127319},{"id":"https://openalex.org/keywords/interposer","display_name":"Interposer","score":0.6006777286529541},{"id":"https://openalex.org/keywords/wafer","display_name":"Wafer","score":0.5593887567520142},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.551277220249176},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5345942378044128},{"id":"https://openalex.org/keywords/communications-system","display_name":"Communications system","score":0.49802541732788086},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4808557629585266},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44648152589797974},{"id":"https://openalex.org/keywords/low-latency","display_name":"Low latency (capital markets)","score":0.43809911608695984},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.42595452070236206},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.35567283630371094},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3444264531135559},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2981094717979431},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.23883268237113953},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.222738116979599},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.2223074734210968},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11198729276657104}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7956060171127319},{"id":"https://openalex.org/C158802814","wikidata":"https://www.wikidata.org/wiki/Q6056418","display_name":"Interposer","level":4,"score":0.6006777286529541},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.5593887567520142},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.551277220249176},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5345942378044128},{"id":"https://openalex.org/C101765175","wikidata":"https://www.wikidata.org/wiki/Q577764","display_name":"Communications system","level":2,"score":0.49802541732788086},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4808557629585266},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44648152589797974},{"id":"https://openalex.org/C46637626","wikidata":"https://www.wikidata.org/wiki/Q6693015","display_name":"Low latency (capital markets)","level":2,"score":0.43809911608695984},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.42595452070236206},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.35567283630371094},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3444264531135559},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2981094717979431},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.23883268237113953},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.222738116979599},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.2223074734210968},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11198729276657104},{"id":"https://openalex.org/C100460472","wikidata":"https://www.wikidata.org/wiki/Q2368605","display_name":"Etching (microfabrication)","level":3,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/slip.2019.8771326","is_oa":false,"landing_page_url":"https://doi.org/10.1109/slip.2019.8771326","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 ACM/IEEE International Workshop on System Level Interconnect Prediction (SLIP)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.800000011920929}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1974222495","https://openalex.org/W2082888360","https://openalex.org/W2100403807","https://openalex.org/W2109875431","https://openalex.org/W2119677480","https://openalex.org/W2122219454","https://openalex.org/W2320552075","https://openalex.org/W2482450555","https://openalex.org/W2745282586","https://openalex.org/W2778582630","https://openalex.org/W2800822222","https://openalex.org/W2802158532","https://openalex.org/W2885213983","https://openalex.org/W2886064645","https://openalex.org/W3152465579","https://openalex.org/W3199229526","https://openalex.org/W6800836461"],"related_works":["https://openalex.org/W2037416628","https://openalex.org/W2073725000","https://openalex.org/W2789752821","https://openalex.org/W2528892790","https://openalex.org/W2117988687","https://openalex.org/W2393701163","https://openalex.org/W4232546846","https://openalex.org/W2011081932","https://openalex.org/W2387382509","https://openalex.org/W2116209852"],"abstract_inverted_index":{"Silicon":[0],"interconnect":[1,24,80],"fabric":[2],"(Si-IF)":[3],"is":[4,58,94,107,123],"a":[5,18,49,59],"heterogeneous":[6],"integration":[7,51],"platform":[8,57],"for":[9,65],"ultra-large":[10],"systems.":[11],"Unpackaged":[12],"dies":[13],"are":[14,72,129],"attached":[15],"directly":[16],"to":[17,27,87,121],"Si":[19],"wafer":[20],"at":[21],"fine":[22],"vertical":[23],"pitch":[25],"(2":[26],"10":[28],"\u03bcm)":[29],"and":[30,43,47,69,105],"small":[31],"inter-die":[32],"spacing":[33],"(\u2264":[34],"100":[35],"\u03bcm).":[36],"The":[37],"Si-IF":[38,56],"replaces":[39],"conventional":[40],"interposers,":[41],"packages,":[42],"printed":[44],"circuit":[45],"boards,":[46],"provides":[48],"single-hierarchy":[50],"construct.":[52],"Communication":[53],"on":[54,79,83,101],"the":[55],"key":[60],"system-level":[61,90],"challenge.":[62],"Various":[63],"approaches":[64],"local,":[66],"semi-global":[67],"(regional),":[68],"global":[70],"communication":[71,98,127],"discussed":[73],"in":[74,114],"this":[75],"paper.":[76],"A":[77,109],"network":[78],"fabric,":[81],"based":[82,100],"intelligent":[84],"utility":[85],"dies,":[86],"support":[88],"various":[89],"services,":[91],"including":[92],"communication,":[93],"introduced.":[95],"Binning":[96],"of":[97,103,116],"schemes":[99],"simulations":[102],"latency":[104],"energy":[106],"performed.":[108],"related":[110],"design":[111],"space,":[112],"evaluated":[113],"terms":[115],"energy-latency":[117],"product,":[118],"with":[119],"respect":[120],"distance":[122],"offered.":[124],"Finally,":[125],"external":[126],"aspects":[128],"also":[130],"discussed.":[131]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-03-27T14:29:43.386196","created_date":"2025-10-10T00:00:00"}