{"id":"https://openalex.org/W2736068124","doi":"https://doi.org/10.1109/slip.2017.7974911","title":"Clock tree synthesis for heterogeneous 3-D integrated circuits","display_name":"Clock tree synthesis for heterogeneous 3-D integrated circuits","publication_year":2017,"publication_date":"2017-06-27","ids":{"openalex":"https://openalex.org/W2736068124","doi":"https://doi.org/10.1109/slip.2017.7974911","mag":"2736068124"},"language":"en","primary_location":{"id":"doi:10.1109/slip.2017.7974911","is_oa":false,"landing_page_url":"https://doi.org/10.1109/slip.2017.7974911","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 ACM/IEEE International Workshop on System Level Interconnect Prediction (SLIP)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076005675","display_name":"Isuru Daulagala","orcid":null},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Isuru Daulagala","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059641297","display_name":"Ioannis Savidis","orcid":"https://orcid.org/0000-0003-4230-1795"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ioannis Savidis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA","institution_ids":["https://openalex.org/I72816309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I72816309"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.07641658,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9933000206947327,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6397595405578613},{"id":"https://openalex.org/keywords/embedding","display_name":"Embedding","score":0.6302587389945984},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.5069823265075684},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.4634646475315094},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4470835328102112},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4348203241825104},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4320516884326935},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.351162850856781},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23784878849983215},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.205957293510437},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15459725260734558}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6397595405578613},{"id":"https://openalex.org/C41608201","wikidata":"https://www.wikidata.org/wiki/Q980509","display_name":"Embedding","level":2,"score":0.6302587389945984},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.5069823265075684},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.4634646475315094},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4470835328102112},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4348203241825104},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4320516884326935},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.351162850856781},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23784878849983215},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.205957293510437},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15459725260734558},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/slip.2017.7974911","is_oa":false,"landing_page_url":"https://doi.org/10.1109/slip.2017.7974911","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 ACM/IEEE International Workshop on System Level Interconnect Prediction (SLIP)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8399999737739563,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W113756607","https://openalex.org/W1500653364","https://openalex.org/W1507707340","https://openalex.org/W1974610062","https://openalex.org/W1978169009","https://openalex.org/W2023981464","https://openalex.org/W2097745015","https://openalex.org/W2102089162","https://openalex.org/W2109314689","https://openalex.org/W2115246441","https://openalex.org/W2129785295","https://openalex.org/W2136768070","https://openalex.org/W2154363431","https://openalex.org/W2158473722","https://openalex.org/W2481508967","https://openalex.org/W3148768868","https://openalex.org/W3154674285","https://openalex.org/W3209981646","https://openalex.org/W4235746813","https://openalex.org/W6604641522"],"related_works":["https://openalex.org/W2170314243","https://openalex.org/W2119179026","https://openalex.org/W2794947590","https://openalex.org/W2114971758","https://openalex.org/W2109932036","https://openalex.org/W2093081283","https://openalex.org/W4313118781","https://openalex.org/W2354546390","https://openalex.org/W2127141320","https://openalex.org/W2159172546"],"abstract_inverted_index":{"Heterogeneous":[0],"integration":[1],"of":[2,9,49,75,108],"disparate":[3],"device":[4],"planes":[5],"is":[6],"a":[7,50,54,71,106],"benefit":[8],"through-silicon-via":[10],"based":[11],"3-D":[12,20,35,43,56,59,103],"integrated":[13],"circuits":[14],"(ICs).":[15],"Clock":[16],"delivery":[17],"for":[18,39,47,102],"heterogeneous":[19,55,73],"ICs":[21],"requires":[22],"novel":[23],"circuit":[24],"techniques":[25],"and":[26,32,46,62,85,120],"algorithms":[27,38,67,101],"as":[28],"compared":[29],"to":[30,70],"2-D":[31],"even":[33],"homogeneous":[34],"ICs.":[36],"Novel":[37],"topology":[40],"generation":[41],"(heterogeneous":[42,58],"balanced":[44],"bipartitioning)":[45],"embedding":[48],"clock":[51,98],"tree":[52,99],"in":[53,110,114,117,122],"stack":[57,74],"deferred":[60],"merge":[61],"embedding)":[63],"are":[64,68,92],"described.":[65],"The":[66,90],"applied":[69],"two-tiered":[72],"dies":[76],"with":[77],"configurations":[78],"using":[79],"the":[80],"28":[81],"nm,":[82,84],"40":[83],"65":[86],"nm":[87],"technology":[88],"nodes.":[89],"results":[91],"analyzed":[93],"against":[94],"existing":[95],"process":[96],"agnostic":[97],"synthesis":[100],"ICs,":[104],"showing":[105],"reduction":[107],"7%":[109],"power":[111],"consumption,":[112],"6%":[113],"delay,":[115],"4%":[116,121],"buffer":[118],"count":[119],"wirelength.":[123]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}