{"id":"https://openalex.org/W2736284551","doi":"https://doi.org/10.1109/slip.2017.7974908","title":"Timing driven routing tree construction","display_name":"Timing driven routing tree construction","publication_year":2017,"publication_date":"2017-06-27","ids":{"openalex":"https://openalex.org/W2736284551","doi":"https://doi.org/10.1109/slip.2017.7974908","mag":"2736284551"},"language":"en","primary_location":{"id":"doi:10.1109/slip.2017.7974908","is_oa":false,"landing_page_url":"https://doi.org/10.1109/slip.2017.7974908","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 ACM/IEEE International Workshop on System Level Interconnect Prediction (SLIP)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090740843","display_name":"Peishan Tu","orcid":"https://orcid.org/0000-0002-1727-8119"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Peishan Tu","raw_affiliation_strings":["Department of Computer Science and Engineering, The Chinese University of Hong Kong, NT, Hong Kong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, The Chinese University of Hong Kong, NT, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063427343","display_name":"Wing-Kai Chow","orcid":"https://orcid.org/0000-0002-0433-3078"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Wing-Kai Chow","raw_affiliation_strings":["Department of Computer Science and Engineering, The Chinese University of Hong Kong, NT, Hong Kong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, The Chinese University of Hong Kong, NT, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070795253","display_name":"Evangeline F. Y. Young","orcid":"https://orcid.org/0000-0003-0623-1590"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Evangeline F.Y. Young","raw_affiliation_strings":["Department of Computer Science and Engineering, The Chinese University of Hong Kong, NT, Hong Kong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, The Chinese University of Hong Kong, NT, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I177725633"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7180971503257751},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6832820177078247},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.5470009446144104},{"id":"https://openalex.org/keywords/network-routing","display_name":"Network routing","score":0.5292398929595947},{"id":"https://openalex.org/keywords/equal-cost-multi-path-routing","display_name":"Equal-cost multi-path routing","score":0.5080327987670898},{"id":"https://openalex.org/keywords/static-routing","display_name":"Static routing","score":0.4988112449645996},{"id":"https://openalex.org/keywords/multipath-routing","display_name":"Multipath routing","score":0.4909067749977112},{"id":"https://openalex.org/keywords/link-state-routing-protocol","display_name":"Link-state routing protocol","score":0.47486329078674316},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.45770761370658875},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.41352248191833496},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.39860349893569946},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3892209231853485},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3799859881401062},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.33764320611953735},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2415269911289215},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.17467698454856873},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.16588833928108215},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.14979597926139832},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.14865592122077942}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7180971503257751},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6832820177078247},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.5470009446144104},{"id":"https://openalex.org/C2983435990","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Network routing","level":3,"score":0.5292398929595947},{"id":"https://openalex.org/C115443555","wikidata":"https://www.wikidata.org/wiki/Q5367790","display_name":"Equal-cost multi-path routing","level":5,"score":0.5080327987670898},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.4988112449645996},{"id":"https://openalex.org/C76522221","wikidata":"https://www.wikidata.org/wiki/Q5035396","display_name":"Multipath routing","level":5,"score":0.4909067749977112},{"id":"https://openalex.org/C89305328","wikidata":"https://www.wikidata.org/wiki/Q1755411","display_name":"Link-state routing protocol","level":4,"score":0.47486329078674316},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.45770761370658875},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.41352248191833496},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.39860349893569946},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3892209231853485},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3799859881401062},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.33764320611953735},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2415269911289215},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.17467698454856873},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16588833928108215},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.14979597926139832},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.14865592122077942},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/slip.2017.7974908","is_oa":false,"landing_page_url":"https://doi.org/10.1109/slip.2017.7974908","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 ACM/IEEE International Workshop on System Level Interconnect Prediction (SLIP)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4699999988079071,"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2034999260","https://openalex.org/W2087275089","https://openalex.org/W2125831674","https://openalex.org/W2137432232","https://openalex.org/W2144677702","https://openalex.org/W2144872301","https://openalex.org/W2154363431","https://openalex.org/W2232049732","https://openalex.org/W2343109328","https://openalex.org/W2534264947","https://openalex.org/W2951475756","https://openalex.org/W4242440486","https://openalex.org/W6672457044"],"related_works":["https://openalex.org/W2181601090","https://openalex.org/W3127002380","https://openalex.org/W2751383119","https://openalex.org/W2155675690","https://openalex.org/W1964677779","https://openalex.org/W2398519252","https://openalex.org/W3002779172","https://openalex.org/W2129468521","https://openalex.org/W2110346573","https://openalex.org/W2391887037"],"abstract_inverted_index":{"As":[0,41],"technology":[1],"scales":[2],"down":[3],"quickly,":[4],"timing":[5,30],"becomes":[6],"more":[7,9,44,46],"and":[8,16,38,45,78,91],"critical":[10],"in":[11,58],"modern":[12,59],"designs.":[13,60],"During":[14],"placement":[15,37],"routing,":[17],"a":[18,66,103],"lot":[19],"of":[20,87],"techniques":[21],"are":[22],"applied":[23,57],"to":[24,55,69,74],"reduce":[25],"circuit":[26],"delay.":[27],"A":[28],"good":[29],"driven":[31],"routing":[32,39,72],"tree":[33,81,90],"construction":[34,82],"can":[35,101],"influence":[36],"significantly.":[40],"circuits":[42],"become":[43],"complex,":[47],"previous":[48],"algorithms":[49],"may":[50],"not":[51],"be":[52,56],"efficient":[53],"enough":[54],"In":[61],"this":[62],"paper,":[63],"we":[64],"propose":[65],"new":[67],"algorithm":[68,100],"construct":[70],"timing-driven":[71],"trees":[73],"trade":[75],"off":[76],"wirelength":[77,109],"timing.":[79],"Our":[80],"is":[83],"based":[84],"on":[85],"properties":[86],"shortest":[88],"path":[89],"minimum":[92],"spanning":[93],"tree.":[94],"Experimental":[95],"results":[96],"show":[97],"that":[98],"our":[99],"obtain":[102],"smaller":[104],"delay":[105],"while":[106],"keeping":[107],"the":[108],"short.":[110]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}