{"id":"https://openalex.org/W2736014845","doi":"https://doi.org/10.1109/slip.2017.7974907","title":"Reconfigurable topology synthesis for application-specific noc on partially dynamically reconfigurable FPGAs","display_name":"Reconfigurable topology synthesis for application-specific noc on partially dynamically reconfigurable FPGAs","publication_year":2017,"publication_date":"2017-06-27","ids":{"openalex":"https://openalex.org/W2736014845","doi":"https://doi.org/10.1109/slip.2017.7974907","mag":"2736014845"},"language":"en","primary_location":{"id":"doi:10.1109/slip.2017.7974907","is_oa":false,"landing_page_url":"https://doi.org/10.1109/slip.2017.7974907","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 ACM/IEEE International Workshop on System Level Interconnect Prediction (SLIP)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037450963","display_name":"Jinglei Huang","orcid":"https://orcid.org/0000-0003-4256-5643"},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinglei Huang","raw_affiliation_strings":["Department of Electronic Science and Technology, University of Science and Technology of China, Hefei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Science and Technology, University of Science and Technology of China, Hefei, China","institution_ids":["https://openalex.org/I126520041"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100809578","display_name":"Xiaodong Xu","orcid":"https://orcid.org/0000-0003-0046-3964"},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaodong Xu","raw_affiliation_strings":["Department of Electronic Science and Technology, University of Science and Technology of China, Hefei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Science and Technology, University of Science and Technology of China, Hefei, China","institution_ids":["https://openalex.org/I126520041"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026374997","display_name":"Lan Yao","orcid":"https://orcid.org/0000-0002-2554-6590"},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lan Yao","raw_affiliation_strings":["Department of Electronic Science and Technology, University of Science and Technology of China, Hefei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Science and Technology, University of Science and Technology of China, Hefei, China","institution_ids":["https://openalex.org/I126520041"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100423614","display_name":"Song Chen","orcid":"https://orcid.org/0000-0003-0341-3428"},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Song Chen","raw_affiliation_strings":["Department of Electronic Science and Technology, University of Science and Technology of China, Hefei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Science and Technology, University of Science and Technology of China, Hefei, China","institution_ids":["https://openalex.org/I126520041"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I126520041"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"153","issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9921000003814697,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9886000156402588,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.7858067750930786},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.772080659866333},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7571321129798889},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6177939176559448},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5833635330200195},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.5433566570281982},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.4929337501525879},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4765879809856415},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.47012054920196533},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4530470371246338},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.45287925004959106},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.45047011971473694},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4130741059780121},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.41006630659103394},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3942098617553711},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3065706491470337},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.18837970495224},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.12994271516799927},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11683955788612366},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08823636174201965}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.7858067750930786},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.772080659866333},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7571321129798889},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6177939176559448},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5833635330200195},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.5433566570281982},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.4929337501525879},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4765879809856415},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.47012054920196533},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4530470371246338},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45287925004959106},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.45047011971473694},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4130741059780121},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.41006630659103394},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3942098617553711},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3065706491470337},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.18837970495224},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.12994271516799927},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11683955788612366},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08823636174201965},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/slip.2017.7974907","is_oa":false,"landing_page_url":"https://doi.org/10.1109/slip.2017.7974907","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 ACM/IEEE International Workshop on System Level Interconnect Prediction (SLIP)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8399999737739563,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320325599","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W600520643","https://openalex.org/W1770767549","https://openalex.org/W1973645408","https://openalex.org/W1990505905","https://openalex.org/W1995086248","https://openalex.org/W2038155649","https://openalex.org/W2055988263","https://openalex.org/W2066873849","https://openalex.org/W2092929971","https://openalex.org/W2103937255","https://openalex.org/W2113615756","https://openalex.org/W2115248073","https://openalex.org/W2121732188","https://openalex.org/W2132249049","https://openalex.org/W2145091735","https://openalex.org/W2150550003","https://openalex.org/W2153197578","https://openalex.org/W2160642395","https://openalex.org/W2492362241","https://openalex.org/W2503927485","https://openalex.org/W2616211372","https://openalex.org/W4243278180","https://openalex.org/W4250661686","https://openalex.org/W6638105148","https://openalex.org/W6643614525","https://openalex.org/W6679432905"],"related_works":["https://openalex.org/W2204754129","https://openalex.org/W4322751528","https://openalex.org/W2759209791","https://openalex.org/W1973645408","https://openalex.org/W4236118171","https://openalex.org/W2038155649","https://openalex.org/W2340647897","https://openalex.org/W2034458695","https://openalex.org/W1569711686","https://openalex.org/W1541284233"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,63],"propose":[4],"a":[5],"three-stage":[6],"reconfigurable":[7,18,103,134],"topology":[8,22],"synthesis":[9],"approach":[10],"for":[11,73,92,106],"Application-Specific":[12],"NoC":[13],"(ASNoC)":[14],"on":[15],"partially":[16],"dynamically":[17,25,102],"FPGAs,":[19],"where":[20],"the":[21,30,35,52,56,65,71,78,85,107,116,122,133],"is":[23,48,90],"reconfigured":[24],"at":[26],"run-time":[27],"along":[28],"with":[29,144],"application's":[31],"execution.":[32],"Firstly,":[33],"given":[34,108],"scheduling":[36],"and":[37],"floorplanning":[38],"of":[39,55,68,119],"task":[40],"modules,":[41],"an":[42,96],"Integral":[43],"Linear":[44],"Programming":[45],"(ILP)-based":[46],"method":[47,125],"proposed":[49,123],"to":[50,99,115],"partition":[51,118],"communication":[53,120],"requirements":[54],"application":[57],"into":[58],"T":[59],"time":[60,83,93],"intervals.":[61],"Secondly,":[62],"explore":[64],"proper":[66],"positions":[67],"switches":[69],"in":[70,95],"floorplan":[72],"global":[74],"communications.":[75],"Finally,":[76],"considering":[77],"reconfiguration":[79],"costs":[80],"between":[81],"adjacent":[82],"intervals,":[84],"routing":[86],"path":[87],"allocation":[88],"problem":[89],"solved":[91],"intervals":[94],"iterative":[97],"procedure":[98],"generate":[100],"fine-grained":[101],"ASNoC":[104,135],"topologies":[105],"application.":[109],"Experimental":[110],"results":[111],"show":[112],"that,":[113],"compared":[114,143],"random":[117],"requirements,":[121],"ILP-based":[124],"can":[126,136],"achieve":[127,137],"12.1%":[128],"power":[129,139],"consumption":[130,140],"improvement.":[131],"And,":[132],"36.3%":[138],"improvement":[141],"when":[142],"static":[145],"ASNoCs.":[146]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}