{"id":"https://openalex.org/W1585065515","doi":"https://doi.org/10.1109/slip.2015.7171713","title":"Multi-product floorplan and uncore design framework for chip multiprocessors","display_name":"Multi-product floorplan and uncore design framework for chip multiprocessors","publication_year":2015,"publication_date":"2015-06-06","ids":{"openalex":"https://openalex.org/W1585065515","doi":"https://doi.org/10.1109/slip.2015.7171713","mag":"1585065515"},"language":"en","primary_location":{"id":"doi:10.1109/slip.2015.7171713","is_oa":false,"landing_page_url":"https://doi.org/10.1109/slip.2015.7171713","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 ACM/IEEE International Workshop on System Level Interconnect Prediction (SLIP)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066050823","display_name":"Marco Escalante","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Marco Escalante","raw_affiliation_strings":["Intel Corp., Hillsboro, OR","Intel Corporation, Hillsboro, OR#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corp., Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073558386","display_name":"Andrew B. Kahng","orcid":"https://orcid.org/0000-0002-4490-5018"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andrew B. Kahng","raw_affiliation_strings":["ECE and CSE Departments, University of California at San Diego"],"affiliations":[{"raw_affiliation_string":"ECE and CSE Departments, University of California at San Diego","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007256099","display_name":"Michael Kishinevsky","orcid":"https://orcid.org/0000-0002-5593-9694"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Kishinevsky","raw_affiliation_strings":["Intel Corp., Hillsboro, OR","Intel Corporation, Hillsboro, OR#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corp., Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084255924","display_name":"\u00dcmit Y. Ogras","orcid":"https://orcid.org/0000-0002-5045-5535"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Umit Ogras","raw_affiliation_strings":["School of ECEE, Arizona State University","[School of ECEE, Arizona State University]"],"affiliations":[{"raw_affiliation_string":"School of ECEE, Arizona State University","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"[School of ECEE, Arizona State University]","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025604916","display_name":"Kambiz Samadi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kambiz Samadi","raw_affiliation_strings":["Qualcornm Research, San Diego, CA","Qualcomm Research, San Diego, CA"],"affiliations":[{"raw_affiliation_string":"Qualcornm Research, San Diego, CA","institution_ids":["https://openalex.org/I4210087596"]},{"raw_affiliation_string":"Qualcomm Research, San Diego, CA","institution_ids":["https://openalex.org/I4210087596"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5066050823"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.3328,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.6320692,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"8","issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.9829179048538208},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7687181234359741},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6032077670097351},{"id":"https://openalex.org/keywords/product","display_name":"Product (mathematics)","score":0.4977605640888214},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4425574541091919},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.44155165553092957},{"id":"https://openalex.org/keywords/class","display_name":"Class (philosophy)","score":0.4407677948474884},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4253329634666443},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.41010046005249023},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4048863351345062},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37888139486312866},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3298490047454834},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0815933346748352}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.9829179048538208},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7687181234359741},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6032077670097351},{"id":"https://openalex.org/C90673727","wikidata":"https://www.wikidata.org/wiki/Q901718","display_name":"Product (mathematics)","level":2,"score":0.4977605640888214},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4425574541091919},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.44155165553092957},{"id":"https://openalex.org/C2777212361","wikidata":"https://www.wikidata.org/wiki/Q5127848","display_name":"Class (philosophy)","level":2,"score":0.4407677948474884},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4253329634666443},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.41010046005249023},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4048863351345062},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37888139486312866},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3298490047454834},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0815933346748352},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/slip.2015.7171713","is_oa":false,"landing_page_url":"https://doi.org/10.1109/slip.2015.7171713","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 ACM/IEEE International Workshop on System Level Interconnect Prediction (SLIP)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.44999998807907104,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1983500534","https://openalex.org/W1983770182","https://openalex.org/W2006800740","https://openalex.org/W2094042791","https://openalex.org/W2107531209","https://openalex.org/W2114772983","https://openalex.org/W2121406505","https://openalex.org/W2155371841","https://openalex.org/W2164813835","https://openalex.org/W2174422527","https://openalex.org/W2403445705","https://openalex.org/W4242746803","https://openalex.org/W4255096994","https://openalex.org/W4256007160","https://openalex.org/W6646136151","https://openalex.org/W6646307013","https://openalex.org/W6683721465"],"related_works":["https://openalex.org/W1518650219","https://openalex.org/W2046102945","https://openalex.org/W1919516409","https://openalex.org/W1693171640","https://openalex.org/W2167693349","https://openalex.org/W2186482337","https://openalex.org/W4211105560","https://openalex.org/W2085677959","https://openalex.org/W4230348337","https://openalex.org/W2001838379"],"abstract_inverted_index":{"Chip":[0],"multiprocessors":[1],"(CMPs)":[2],"for":[3,111],"server":[4],"and":[5,19,46,69,89,130],"high-performance":[6],"computing":[7],"markets":[8],"are":[9],"offered":[10],"in":[11],"multiple":[12,125],"classes":[13,127],"to":[14,65,75],"satisfy":[15],"various":[16],"power,":[17],"performance":[18],"cost":[20],"requirements.":[21],"As":[22],"the":[23,35,39,54,67,77,86,91,122,133,147],"number":[24],"of":[25,71,100,124],"processor":[26],"cores":[27],"on":[28],"a":[29,96,106],"single":[30],"die":[31],"grows,":[32],"resources":[33],"outside":[34],"\u201ccore\u201d,":[36],"such":[37],"as":[38],"distributed":[40],"last-level":[41],"cache,":[42],"on-chip":[43],"memory":[44],"controllers":[45],"network-on-chip":[47],"(NoC)":[48],"interconnecting":[49],"these":[50],"resources,":[51],"which":[52],"constitute":[53],"\u201cuncore\u201d,":[55],"play":[56],"an":[57],"increasingly":[58],"important":[59],"role.":[60],"While":[61],"it":[62],"is":[63],"crucial":[64],"optimize":[66,121],"floorplan":[68,123],"uncore":[70],"each":[72],"product":[73,126],"class":[74],"achieve":[76],"best":[78],"power-performance":[79],"tradeoff,":[80],"independent":[81],"optimization":[82,101,109,118],"may":[83],"greatly":[84],"increase":[85],"design":[87],"effort,":[88],"undermine":[90],"savings":[92],"ultimately":[93],"achieved":[94],"with":[95],"given":[97],"total":[98],"amount":[99],"effort.":[102],"This":[103],"paper":[104],"presents":[105],"novel":[107],"multi-product":[108],"framework":[110],"next":[112],"generation":[113],"CMPs.":[114],"Unlike":[115],"traditional":[116],"chip":[117],"techniques,":[119],"we":[120],"at":[128],"once,":[129],"ensure":[131],"that":[132],"smaller":[134],"floorplans":[135],"can":[136],"be":[137],"obtained":[138],"from":[139],"larger":[140],"ones":[141],"by":[142],"optimally":[143],"removing,":[144],"i.e.,":[145],"chopping,":[146],"unused":[148],"parts.":[149]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}