{"id":"https://openalex.org/W3147788730","doi":"https://doi.org/10.1109/slip.2011.6135428","title":"Architecture and performance evaluation of 3D CMOS-NEM FPGA","display_name":"Architecture and performance evaluation of 3D CMOS-NEM FPGA","publication_year":2011,"publication_date":"2011-06-01","ids":{"openalex":"https://openalex.org/W3147788730","doi":"https://doi.org/10.1109/slip.2011.6135428","mag":"3147788730"},"language":"en","primary_location":{"id":"doi:10.1109/slip.2011.6135428","is_oa":false,"landing_page_url":"https://doi.org/10.1109/slip.2011.6135428","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Workshop on System Level Interconnect Prediction","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067332736","display_name":"Chen Dong","orcid":"https://orcid.org/0000-0001-7546-3403"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Chen Dong","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100418499","display_name":"Chen Chen","orcid":"https://orcid.org/0000-0002-8364-5749"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chen Chen","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of Stanford, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of Stanford, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036312663","display_name":"Subhasish Mitra","orcid":"https://orcid.org/0000-0002-5572-5194"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Subhasish Mitra","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of Stanford, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of Stanford, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056321228","display_name":"Deming Chen","orcid":"https://orcid.org/0000-0002-3016-0270"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Deming Chen","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA","institution_ids":["https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5067332736"],"corresponding_institution_ids":["https://openalex.org/I157725225"],"apc_list":null,"apc_paid":null,"fwci":0.7949,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.78073742,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10369","display_name":"Advanced MEMS and NEMS Technologies","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.755026638507843},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7509555220603943},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5802240371704102},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.48784589767456055},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4650375247001648},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4563908576965332},{"id":"https://openalex.org/keywords/stacking","display_name":"Stacking","score":0.4220546782016754},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4074646234512329},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40496009588241577},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38804399967193604},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.32322508096694946}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.755026638507843},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7509555220603943},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5802240371704102},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.48784589767456055},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4650375247001648},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4563908576965332},{"id":"https://openalex.org/C33347731","wikidata":"https://www.wikidata.org/wiki/Q285210","display_name":"Stacking","level":2,"score":0.4220546782016754},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4074646234512329},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40496009588241577},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38804399967193604},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.32322508096694946},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C46141821","wikidata":"https://www.wikidata.org/wiki/Q209402","display_name":"Nuclear magnetic resonance","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/slip.2011.6135428","is_oa":false,"landing_page_url":"https://doi.org/10.1109/slip.2011.6135428","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Workshop on System Level Interconnect Prediction","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1511688816","https://openalex.org/W1523051745","https://openalex.org/W1905608265","https://openalex.org/W2001870828","https://openalex.org/W2023264348","https://openalex.org/W2035847677","https://openalex.org/W2037771006","https://openalex.org/W2074599790","https://openalex.org/W2113645429","https://openalex.org/W2125042978","https://openalex.org/W2144149750","https://openalex.org/W2157890680","https://openalex.org/W2935200081","https://openalex.org/W6630623413","https://openalex.org/W6760821382"],"related_works":["https://openalex.org/W2035329725","https://openalex.org/W4376641153","https://openalex.org/W2070875936","https://openalex.org/W4250391473","https://openalex.org/W3045075405","https://openalex.org/W4302292679","https://openalex.org/W4241625287","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"In":[0],"this":[1,130],"paper,":[2],"we":[3],"introduce":[4],"a":[5,55,98,119,140],"reconfigurable":[6],"architecture,":[7],"named":[8,58],"3D":[9,18,49,82,112],"CMOS-NEM":[10,29],"FPGA,":[11],"which":[12,61,138],"utilizes":[13],"Nanoelectromechanical":[14],"(NEM)":[15],"relays":[16],"and":[17,34,43,47,85],"integration":[19],"techniques":[20],"synergistically.":[21],"Unique":[22],"features":[23],"of":[24,129],"our":[25],"architecture":[26,52,131],"include:":[27],"hybrid":[28],"FPGA":[30,83],"look-up":[31],"tables":[32],"(LUTs)":[33],"configurable":[35],"logic":[36],"blocks":[37,41,45],"(CLBs),":[38],"NEM-based":[39],"switch":[40],"(SBs)":[42],"connection":[44],"(CBs),":[46],"face-to-face":[48],"stacking.":[50],"This":[51],"also":[53],"has":[54,88],"built-in":[56],"feature":[57],"direct":[59,136],"link":[60],"is":[62,132],"dedicated":[63],"local":[64],"communication":[65],"channel":[66],"using":[67],"the":[68,73,107,124,145],"short":[69],"vertical":[70],"wire":[71],"between":[72],"two":[74],"stacks":[75],"to":[76,106],"further":[77],"enhance":[78],"performance.":[79],"A":[80],"customized":[81],"placement":[84],"routing":[86],"flow":[87],"been":[89],"developed.":[90],"By":[91],"replacing":[92],"CMOS":[93,110],"components":[94],"with":[95,115],"NEM":[96,116],"relays,":[97],"19.5%":[99],"delay":[100,121],"reduction":[101,122],"can":[102],"be":[103],"achieved":[104,133],"compared":[105],"baseline":[108],"2D":[109],"architecture.":[111],"stacking":[113],"together":[114],"devices":[117],"achieves":[118],"31.5%":[120],"over":[123,144],"baseline.":[125,146],"The":[126],"best":[127],"performance":[128,142],"by":[134],"adding":[135],"links,":[137],"provides":[139],"41.9%":[141],"gain":[143]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}