{"id":"https://openalex.org/W4400908598","doi":"https://doi.org/10.1109/siu61531.2024.10600837","title":"Secure Boot Design for a RISC-V Based SoC and Implementation on an FPGA","display_name":"Secure Boot Design for a RISC-V Based SoC and Implementation on an FPGA","publication_year":2024,"publication_date":"2024-05-15","ids":{"openalex":"https://openalex.org/W4400908598","doi":"https://doi.org/10.1109/siu61531.2024.10600837"},"language":"en","primary_location":{"id":"doi:10.1109/siu61531.2024.10600837","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/siu61531.2024.10600837","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 32nd Signal Processing and Communications Applications Conference (SIU)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5104987187","display_name":"Yasin Ad\u0131g\u00fczel","orcid":null},"institutions":[{"id":"https://openalex.org/I56303344","display_name":"Aselsan (Turkey)","ror":"https://ror.org/04knh8e66","country_code":"TR","type":"company","lineage":["https://openalex.org/I56303344"]}],"countries":["TR"],"is_corresponding":true,"raw_author_name":"Yasin Ad\u0131g\u00fczel","raw_affiliation_strings":["Aselsan,T&#x00FC;rkiye"],"affiliations":[{"raw_affiliation_string":"Aselsan,T&#x00FC;rkiye","institution_ids":["https://openalex.org/I56303344"]}]},{"author_position":"last","author":{"id":null,"display_name":"S\u0131dd\u0131ka Berna \u00d6rs Yal\u00e7\u0131n","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S\u0131dd\u0131ka Berna \u00d6rs Yal\u00e7\u0131n","raw_affiliation_strings":["&#x0130;stanbul Teknik &#x00DC;niversitesi,T&#x00FC;rkiye"],"affiliations":[{"raw_affiliation_string":"&#x0130;stanbul Teknik &#x00DC;niversitesi,T&#x00FC;rkiye","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5104987187"],"corresponding_institution_ids":["https://openalex.org/I56303344"],"apc_list":null,"apc_paid":null,"fwci":0.4793,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.59596965,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9933000206947327,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9900000095367432,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6783329844474792},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6144527196884155},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5844722390174866},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.47609269618988037},{"id":"https://openalex.org/keywords/boot-camp","display_name":"Boot camp","score":0.4724229574203491},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.34591639041900635}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6783329844474792},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6144527196884155},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5844722390174866},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.47609269618988037},{"id":"https://openalex.org/C2994327521","wikidata":"https://www.wikidata.org/wiki/Q1954179","display_name":"Boot camp","level":2,"score":0.4724229574203491},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.34591639041900635},{"id":"https://openalex.org/C161191863","wikidata":"https://www.wikidata.org/wiki/Q199655","display_name":"Library science","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/siu61531.2024.10600837","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/siu61531.2024.10600837","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 32nd Signal Processing and Communications Applications Conference (SIU)","raw_type":"proceedings-article"},{"id":"pmh:oai:polen.itu.edu.tr:11527/69362","is_oa":false,"landing_page_url":"https://hdl.handle.net/11527/69362","pdf_url":null,"source":{"id":"https://openalex.org/S4306400460","display_name":"Istanbul Technical University Academic Open Archive (Istanbul Technical University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I48912391","host_organization_name":"Istanbul Technical University","host_organization_lineage":["https://openalex.org/I48912391"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841","https://openalex.org/W2036806516","https://openalex.org/W1967394420","https://openalex.org/W2565425548","https://openalex.org/W2392009442","https://openalex.org/W13556768","https://openalex.org/W2100663632"],"abstract_inverted_index":{"The":[0,94],"FPGA-based":[1,82],"RISC-V":[2,11,83,99],"system":[3,6,24,62,89],"is":[4,15,52],"a":[5,53,67,75],"that":[7],"utilizes":[8],"the":[9,39,81,98,105,119],"open-source":[10,48],"processor":[12],"architecture":[13],"and":[14,27,49,60,91,104,123],"implemented":[16,117],"on":[17,80,102,118],"FPGA":[18,120],"(Field":[19],"Programmable":[20],"Gate":[21],"Arrays).":[22],"This":[23,64],"provides":[25],"flexibility":[26],"customization":[28],"options,":[29],"allowing":[30],"for":[31,34,69,97],"tailored":[32],"solutions":[33],"different":[35],"application":[36],"domains.":[37],"Securing":[38],"boot":[40,72,114],"process":[41],"of":[42,45],"systems":[43],"composed":[44],"widely":[46],"used":[47,111],"customizable":[50],"structures":[51],"critical":[54],"requirement":[55],"to":[56,109],"maintain":[57],"data":[58],"integrity":[59],"ensure":[61],"security.":[63],"study":[65],"presents":[66],"model":[68],"implementing":[70],"secure":[71,113],"processes":[73],"using":[74],"hardware-based":[76],"TPM":[77,106],"2.0":[78,107],"module":[79,108],"system,":[84],"encompassing":[85],"both":[86],"software":[87],"(operating":[88],"components)":[90],"hardware":[92],"components.":[93],"components":[95],"required":[96],"SoC":[100],"(System":[101],"Chip)":[103],"be":[110],"in":[112],"have":[115],"been":[116],"development":[121],"board":[122],"functionally":[124],"verified.":[125]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-04-16T08:26:57.006410","created_date":"2025-10-10T00:00:00"}
