{"id":"https://openalex.org/W3119144625","doi":"https://doi.org/10.1109/siu49456.2020.9302114","title":"On the Importance of Improving Cache Locality in Application-specific Accelerators via HLS","display_name":"On the Importance of Improving Cache Locality in Application-specific Accelerators via HLS","publication_year":2020,"publication_date":"2020-10-05","ids":{"openalex":"https://openalex.org/W3119144625","doi":"https://doi.org/10.1109/siu49456.2020.9302114","mag":"3119144625"},"language":"en","primary_location":{"id":"doi:10.1109/siu49456.2020.9302114","is_oa":false,"landing_page_url":"https://doi.org/10.1109/siu49456.2020.9302114","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 28th Signal Processing and Communications Applications Conference (SIU)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031473489","display_name":"Yasin Alptekin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210091955","display_name":"Eskisehir Technical University","ror":"https://ror.org/00gcgqv39","country_code":"TR","type":"education","lineage":["https://openalex.org/I4210091955"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Yasin Alptekin","raw_affiliation_strings":["Elektrik-Elektronik Mühendisliği, Eskisehir Teknik Üniversitesi,Eskisehir,Turkiye,26555"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Elektrik-Elektronik Mühendisliği, Eskisehir Teknik Üniversitesi,Eskisehir,Turkiye,26555","institution_ids":["https://openalex.org/I4210091955"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069831788","display_name":"\u0130smail San","orcid":"https://orcid.org/0000-0003-3005-1813"},"institutions":[{"id":"https://openalex.org/I4210091955","display_name":"Eskisehir Technical University","ror":"https://ror.org/00gcgqv39","country_code":"TR","type":"education","lineage":["https://openalex.org/I4210091955"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Ismail San","raw_affiliation_strings":["Elektrik-Elektronik Mühendisliği, Eskisehir Teknik Üniversitesi,Eskisehir,Turkiye,26555"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Elektrik-Elektronik Mühendisliği, Eskisehir Teknik Üniversitesi,Eskisehir,Turkiye,26555","institution_ids":["https://openalex.org/I4210091955"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210091955"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18439083,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8419063091278076},{"id":"https://openalex.org/keywords/locality","display_name":"Locality","score":0.7621456384658813},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6258292198181152},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.516372561454773},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.5144824981689453},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.504320502281189},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4835110008716583},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.47186845541000366},{"id":"https://openalex.org/keywords/rewriting","display_name":"Rewriting","score":0.45990774035453796},{"id":"https://openalex.org/keywords/non-uniform-memory-access","display_name":"Non-uniform memory access","score":0.45200297236442566},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.44572320580482483},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40507960319519043},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4040113687515259},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.39827433228492737},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33097994327545166},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2573223114013672},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.19960159063339233},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.15780112147331238},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.09368261694908142}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8419063091278076},{"id":"https://openalex.org/C2779808786","wikidata":"https://www.wikidata.org/wiki/Q6664603","display_name":"Locality","level":2,"score":0.7621456384658813},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6258292198181152},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.516372561454773},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.5144824981689453},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.504320502281189},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4835110008716583},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.47186845541000366},{"id":"https://openalex.org/C154690210","wikidata":"https://www.wikidata.org/wiki/Q1668499","display_name":"Rewriting","level":2,"score":0.45990774035453796},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.45200297236442566},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.44572320580482483},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40507960319519043},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4040113687515259},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.39827433228492737},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33097994327545166},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2573223114013672},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.19960159063339233},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.15780112147331238},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.09368261694908142},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/siu49456.2020.9302114","is_oa":false,"landing_page_url":"https://doi.org/10.1109/siu49456.2020.9302114","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 28th Signal Processing and Communications Applications Conference (SIU)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","score":0.699999988079071,"id":"https://metadata.un.org/sdg/11"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1843355381","https://openalex.org/W1986121963","https://openalex.org/W1492116303","https://openalex.org/W2069295582","https://openalex.org/W90186386","https://openalex.org/W2155744950","https://openalex.org/W181593118","https://openalex.org/W2077870657","https://openalex.org/W2142110652","https://openalex.org/W1614039890"],"abstract_inverted_index":{"Designing":[0],"an":[1,46,67],"hardware":[2,7,51,65,134,149],"architectiire":[3],"using":[4],"a":[5,13,23,54,117,137,156],"lowlevel":[6],"description":[8,48],"language":[9],"(Verilog,":[10],"VHDL)":[11],"is":[12,22],"difficult":[14],"and":[15,25,36],"time-consuming":[16],"task":[17],"especially":[18],"when":[19],"the":[20,50,64,78,86,90,108,114,122,127,142],"application":[21,59,119,128],"complex":[24],"memory":[26,80,109,123],"intensive":[27],"one.":[28],"A":[29],"high-level":[30,55],"synthesis":[31],"(HLS)":[32],"tool,":[33],"most":[34],"recently":[35],"actively":[37],"being":[38,129],"researched":[39],"in":[40,74,146],"several":[41],"research":[42],"groups,":[43],"automatically":[44],"generates":[45],"RTL":[47],"of":[49,116,126,144,148],"architecture":[52],"from":[53],"(C/C++)":[56],"program.":[57],"However,":[58],"to":[60,71,76,106],"be":[61,72],"accelerated":[62,130],"on":[63,133,155],"via":[66,131],"HLS":[68,132],"tool":[69],"needs":[70],"written":[73],"order":[75],"decrease":[77,107],"overall":[79],"access":[81,110,124],"latency":[82,111],"by":[83,112,120],"simply":[84],"rewriting":[85],"code":[87],"so":[88],"that":[89,135],"reformatted":[91],"loop":[92],"structure":[93],"will":[94],"have":[95],"more":[96],"locality.":[97],"In":[98],"this":[99],"paper,":[100],"we":[101],"present":[102],"two":[103],"case":[104],"studies":[105],"improving":[113],"locality":[115,145],"given":[118],"reorganizing":[121],"pattern":[125],"has":[136],"cache.":[138],"We":[139],"also":[140],"emphasize":[141],"importance":[143],"performance":[147],"accelerators":[150],"with":[151],"our":[152],"empirical":[153],"results":[154],"Zynq-based":[157],"SoC":[158],"platform.":[159]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}