{"id":"https://openalex.org/W2861736031","doi":"https://doi.org/10.1109/siu.2018.8404192","title":"Design of WOLA FFT based channelizer","display_name":"Design of WOLA FFT based channelizer","publication_year":2018,"publication_date":"2018-05-01","ids":{"openalex":"https://openalex.org/W2861736031","doi":"https://doi.org/10.1109/siu.2018.8404192","mag":"2861736031"},"language":"en","primary_location":{"id":"doi:10.1109/siu.2018.8404192","is_oa":false,"landing_page_url":"https://doi.org/10.1109/siu.2018.8404192","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 26th Signal Processing and Communications Applications Conference (SIU)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085029907","display_name":"Enes Karav","orcid":null},"institutions":[{"id":"https://openalex.org/I48912391","display_name":"Istanbul Technical University","ror":"https://ror.org/059636586","country_code":"TR","type":"education","lineage":["https://openalex.org/I48912391"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Enes Karav","raw_affiliation_strings":["Istanbul Teknik Universitesi, Istanbul, TR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Istanbul Teknik Universitesi, Istanbul, TR","institution_ids":["https://openalex.org/I48912391"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055077632","display_name":"M\u00fcrvet K\u0131rc\u0131","orcid":"https://orcid.org/0000-0002-2954-9430"},"institutions":[{"id":"https://openalex.org/I48912391","display_name":"Istanbul Technical University","ror":"https://ror.org/059636586","country_code":"TR","type":"education","lineage":["https://openalex.org/I48912391"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Murvet Kirci","raw_affiliation_strings":["Istanbul Teknik Universitesi, Istanbul, TR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Istanbul Teknik Universitesi, Istanbul, TR","institution_ids":["https://openalex.org/I48912391"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089824375","display_name":"O\u011fuzhan Ko\u015far","orcid":null},"institutions":[{"id":"https://openalex.org/I48912391","display_name":"Istanbul Technical University","ror":"https://ror.org/059636586","country_code":"TR","type":"education","lineage":["https://openalex.org/I48912391"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Oguzhan Kosar","raw_affiliation_strings":["Istanbul Teknik Universitesi, Istanbul, TR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Istanbul Teknik Universitesi, Istanbul, TR","institution_ids":["https://openalex.org/I48912391"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07130287,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.8833756446838379},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7710237503051758},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5712701082229614},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5632869005203247},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.49771812558174133},{"id":"https://openalex.org/keywords/matlab","display_name":"MATLAB","score":0.41616207361221313},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4104982614517212},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1184299886226654}],"concepts":[{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.8833756446838379},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7710237503051758},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5712701082229614},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5632869005203247},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49771812558174133},{"id":"https://openalex.org/C2780365114","wikidata":"https://www.wikidata.org/wiki/Q169478","display_name":"MATLAB","level":2,"score":0.41616207361221313},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4104982614517212},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1184299886226654}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/siu.2018.8404192","is_oa":false,"landing_page_url":"https://doi.org/10.1109/siu.2018.8404192","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 26th Signal Processing and Communications Applications Conference (SIU)","raw_type":"proceedings-article"},{"id":"pmh:oai:polen.itu.edu.tr:11527/58005","is_oa":false,"landing_page_url":"https://hdl.handle.net/11527/58005","pdf_url":null,"source":{"id":"https://openalex.org/S4306400460","display_name":"Istanbul Technical University Academic Open Archive (Istanbul Technical University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I48912391","host_organization_name":"Istanbul Technical University","host_organization_lineage":["https://openalex.org/I48912391"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2183994168"],"related_works":["https://openalex.org/W3004362061","https://openalex.org/W2364622490","https://openalex.org/W2383986884","https://openalex.org/W2356141508","https://openalex.org/W4297665406","https://openalex.org/W2749962643","https://openalex.org/W2390807153","https://openalex.org/W1917852300","https://openalex.org/W2101296662","https://openalex.org/W2042515040"],"abstract_inverted_index":{"The":[0],"channelizer":[1,18,41,58,80],"techniques":[2],"that":[3,59,81],"are":[4,8,33],"common":[5],"in":[6,10,22,35,84],"use":[7,45],"examined":[9,34],"this":[11],"thesis":[12],"and":[13,16,28,31,67],"weight":[14],"overlap":[15],"add(WOLA)":[17],"technique":[19],"is":[20,65],"designed":[21,61,83],"the":[23,38,57,70,75,79,85],"MAT":[24],"LAB":[25],"Simulink":[26,64],"platform":[27],"its":[29],"advantages":[30],"disadvantages":[32],"details.":[36],"In":[37],"design":[39],"phase,":[40],"makes":[42],"compatible":[43],"for":[44],"with":[46],"Xilinx":[47,71],"FPGA":[48,86],"family.":[49],"VHSIC":[50],"hardware":[51],"identification":[52],"language":[53],"(VHDL)":[54],"code":[55],"of":[56,78],"was":[60,82],"on":[62,69],"MATLAB":[63],"developed":[66],"synthesized":[68],"ISE":[72],"platform.":[73],"So,":[74],"resource":[76],"utilization":[77],"can":[87],"be":[88],"calculated.":[89]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}