{"id":"https://openalex.org/W2436285187","doi":"https://doi.org/10.1109/siu.2016.7495742","title":"Implementation of gain control as IP core","display_name":"Implementation of gain control as IP core","publication_year":2016,"publication_date":"2016-05-01","ids":{"openalex":"https://openalex.org/W2436285187","doi":"https://doi.org/10.1109/siu.2016.7495742","mag":"2436285187"},"language":"en","primary_location":{"id":"doi:10.1109/siu.2016.7495742","is_oa":false,"landing_page_url":"https://doi.org/10.1109/siu.2016.7495742","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 24th Signal Processing and Communication Application Conference (SIU)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078553557","display_name":"Melike Atay Karabalkan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210144623","display_name":"ODT\u00dc Teknokent (Turkey)","ror":"https://ror.org/04a197k40","country_code":"TR","type":"company","lineage":["https://openalex.org/I4210144623"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Melike Atay Karabalkan","raw_affiliation_strings":["Ko\u00e7 Bilgi ve Savunma Teknolojileri, ODT\u00dc TEKNOKENT, Ankara, T\u00fcrkiye"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ko\u00e7 Bilgi ve Savunma Teknolojileri, ODT\u00dc TEKNOKENT, Ankara, T\u00fcrkiye","institution_ids":["https://openalex.org/I4210144623"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5097152738","display_name":"Ercan Ermi\u015f","orcid":null},"institutions":[{"id":"https://openalex.org/I4210144623","display_name":"ODT\u00dc Teknokent (Turkey)","ror":"https://ror.org/04a197k40","country_code":"TR","type":"company","lineage":["https://openalex.org/I4210144623"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Ercan Ermi\u015f","raw_affiliation_strings":["Ko\u00e7 Bilgi ve Savunma Teknolojileri, ODT\u00dc TEKNOKENT, Ankara, T\u00fcrkiye"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ko\u00e7 Bilgi ve Savunma Teknolojileri, ODT\u00dc TEKNOKENT, Ankara, T\u00fcrkiye","institution_ids":["https://openalex.org/I4210144623"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100847260","display_name":"Mehmet \u00d6ner","orcid":null},"institutions":[{"id":"https://openalex.org/I4210144623","display_name":"ODT\u00dc Teknokent (Turkey)","ror":"https://ror.org/04a197k40","country_code":"TR","type":"company","lineage":["https://openalex.org/I4210144623"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Mehmet \u00d6ner","raw_affiliation_strings":["Ko\u00e7 Bilgi ve Savunma Teknolojileri, ODT\u00dc TEKNOKENT, Ankara, T\u00fcrkiye"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ko\u00e7 Bilgi ve Savunma Teknolojileri, ODT\u00dc TEKNOKENT, Ankara, T\u00fcrkiye","institution_ids":["https://openalex.org/I4210144623"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210144623"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.04533857,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"321","last_page":"324"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9764000177383423,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9764000177383423,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7718960642814636},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7685011625289917},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5925459265708923},{"id":"https://openalex.org/keywords/automatic-gain-control","display_name":"Automatic gain control","score":0.5565810203552246},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5494527220726013},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.5123099088668823},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.4916001260280609},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4435203969478607},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.43900877237319946},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.41082990169525146},{"id":"https://openalex.org/keywords/process-control","display_name":"Process control","score":0.41017934679985046},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.3358807861804962},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.30328887701034546},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.20052173733711243},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.11784043908119202},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09968149662017822},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07982790470123291},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.07456701993942261}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7718960642814636},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7685011625289917},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5925459265708923},{"id":"https://openalex.org/C177502760","wikidata":"https://www.wikidata.org/wiki/Q782524","display_name":"Automatic gain control","level":4,"score":0.5565810203552246},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5494527220726013},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.5123099088668823},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.4916001260280609},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4435203969478607},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.43900877237319946},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.41082990169525146},{"id":"https://openalex.org/C155386361","wikidata":"https://www.wikidata.org/wiki/Q1649571","display_name":"Process control","level":3,"score":0.41017934679985046},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.3358807861804962},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.30328887701034546},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.20052173733711243},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.11784043908119202},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09968149662017822},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07982790470123291},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.07456701993942261},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/siu.2016.7495742","is_oa":false,"landing_page_url":"https://doi.org/10.1109/siu.2016.7495742","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 24th Signal Processing and Communication Application Conference (SIU)","raw_type":"proceedings-article"},{"id":"pmh:oai:open.metu.edu.tr:11511/66656","is_oa":false,"landing_page_url":"https://hdl.handle.net/11511/66656","pdf_url":null,"source":{"id":"https://openalex.org/S4306402495","display_name":"OpenMETU (Middle East Technical University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I201799495","host_organization_name":"Middle East Technical University","host_organization_lineage":["https://openalex.org/I201799495"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1964837761","https://openalex.org/W2377684507"],"related_works":["https://openalex.org/W1980880153","https://openalex.org/W4210376836","https://openalex.org/W4210925376","https://openalex.org/W1633995705","https://openalex.org/W2596211269","https://openalex.org/W197862639","https://openalex.org/W2360384790","https://openalex.org/W4232397253","https://openalex.org/W4235913033","https://openalex.org/W2109284253"],"abstract_inverted_index":{"Stable":[0],"output":[1],"level":[2],"increases":[3],"the":[4,20,38],"accuracy":[5],"of":[6,24,58,84,99],"further":[7],"signal":[8,52,59],"processing":[9,53,60],"algorithms.":[10],"So,":[11],"gain":[12,25,100],"control":[13,26,101],"algorithms":[14,27,39,61,102],"are":[15,40,65],"important":[16],"pre-processing":[17],"steps.":[18],"On":[19],"other":[21],"hand,":[22],"implementation":[23,98],"vary":[28],"depending":[29],"on":[30],"environment":[31],"and":[32,115],"performance":[33],"parameters.":[34],"In":[35],"this":[36],"case,":[37],"required":[41],"re-implementation.":[42],"Reimplementation":[43],"is":[44,73,78],"a":[45,74],"time":[46],"consuming":[47],"process":[48],"especially":[49],"for":[50,80],"embedded":[51],"platforms":[54],"like":[55],"FPGA.":[56],"Implementation":[57],"as":[62,103],"IP":[63,71,104,107],"Cores":[64],"recommended":[66],"to":[67,91,112],"resolve":[68],"re-design":[69],"requirement.":[70],"core":[72],"logical":[75],"block":[76],"that":[77],"designed":[79],"FPGAs.":[81],"By":[82],"means":[83],"transportable":[85],"structure,":[86],"it":[87,110,121],"can":[88],"be":[89],"applied":[90],"all":[92],"systems":[93],"easily.":[94],"This":[95],"paper":[96],"presents":[97],"Core.":[105],"Introduced":[106],"Core":[108],"makes":[109],"easy":[111],"implement":[113],"AGC":[114],"TVG":[116],"in":[117],"any":[118],"configuration.":[119],"Also,":[120],"accelerates":[122],"design":[123],"time.":[124]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}